

DDC FILE COPY

DISTRIBUTION STATEMENT A

Approved for public releases Distribution Unlimited

s H

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entere

UNCLASSIFIED

405931

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered) READ INSTRUCTIONS
BEFORE COMPLETING FORM
RECIPIENT'S CATALOG NUMBER REPORT DOCUMENTATION PAGE 1. REPORT NUMBER 2. GOVT ACCESSION NO. 3. 4. TITLE (and Subtitle) 5. TYPE OF REPORT & PERIOD SOVERED Final Report, October 1973 TOTAL-DOSE RADIATION-HARDENED to September 1977 CMOS INTEGRATED CIRCUITS . 6. PERFORMING ORG, REPORT NUMBER PRRL-78-CR-44 7. AUTHOR(s) 8. CONTRACT OR GRANT NUMBER(s) S./Cohen NØØØ14-74-C-ØØ79 9. PERFORMING ORGANIZATION NAME AND ADDRESS O. PROGRAM ELEMENT, PROJECT, TASK RCA Corporation Solid State Technology Center Z99QAXT Somerville, New Jersey 08876 11. CONTROLLING OFFICE NAME AND ADDRESS 2 REPORT DATE October 1978 Office of Naval Research S. NUMBER OF PAGES Arlington, VA 22217 65 15. SECURITY CLASS, (of this report) 14. MONITORING AGENCY NAME & ADDRESS (If different from Controlling Office) Unclassified Naval Research Laboratory 15a. DECLASSIFICATION/DOWNGRADING
SCHEDULE 4555 Overlook Avenue, SW Washington, DC 20375 16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) V 18. SUPPLEMENTARY NOTES This research was sponsored by the Defense Nuclear Agency under Subtask Z99QAXTD033, Work Unit 51, work title "Radiation Hardened MOS Technology." 19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Radiation hardness CMOS CMOS/SOS 1000,000 LSI 20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Processing techniques for fabricating CMOS LSI arrays with 106 rads (Si) total-dose radiation hardness were developed under this contract. Radiation-hardened processes for these technologies include (1) bulk-silicon aluminum gate, (2) bulk-silicon silicon-gate closed CMOS logic (C2L), and (3) silicon-gate CMOS/SOS. Megarad total-dose hardness was demonstrated on several LSIs with silicon-gate DD FORM 1473 UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

20.

technologies, such as the CDP1802 microprocessor and an 8-bit arithmetic logic unit (ALU).

The total-dose and transient-radiation test results obtained with the ALU (TCSO69) clearly demonstrated the advantages of combining radiation-hardened standard cell designs with radiation-hardened processing. These developments, funded under this contract, should dramatically increase the use of CMOS arrays in military weapons systems and spacecraft used in interplanetary explorations.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

PREFACE

This final report describes the results achieved in a program directed toward the improvement of the total-dose radiation hardness of CMOS integrated circuits. The period of performance covered by this report was October 1973 through September 1977. The work was performed by RCA Corporation at the Solid State Technology Center, Somerville, New Jersey, under Contract No. NO0014-74-C-0079.

The contract was funded by the Defense Nuclear Agency through the Office of Naval Research. We gratefully acknowledge the technical assistance and support of the Navy scientific officer for the program, Mr. Harold L. Hughes at the Naval Research Laboratory, Washington, DC.

The project leader was S. Cohen. H. Borkan, Manager of Custom Monolithics, was the project supervisor. Many other people also contributed to the achievements documented in this report. The author wishes particularly to acknowledge the contributions to this program of J. J. Fabula, D. S. Woo, S. Policastro, and C. D. Mulford for the development of the radiation-hardening process and for wafer fabrication; S. T. Hsu, A. Ipri, G. Hughes, and A. Feller for many helpful technical discussions; H. Hyman and N. Ciampa for assistance with the SEM radiation-test procedures; D. Clifton for assembly and electrical testing; D. Woronka and D. Brown for the radiation and reliability testing; and J. Corboy and J. Mack for the doped polysilicon.




TABLE OF CONTENTS

Section	n e e e e e e e e e e e e e e e e e e e	Page
. I.	INTRODUCTION	1
II.	ALUMINUM ION IMPLANT STUDIES	4
III.	CHANNEL-OXIDATION STUDIES	6
IV.	HARDNESS MONITORING WITH THE SCANNING-ELECTRON MICROSCOPE	13
v.	METALLIZATION TECHNIQUES	15
VI.	RADIATION-HARDENED PROCESS DEFINITION OF A1-GATE	
	CMOS ARRAYS	17
	A. Well-Doping Considerations	17
	B. Source-Drain Spacing (Channel Length)	18
	C. Channel Oxide	18
	D. Hardened-Array Process Demonstration	18
VII.	RADIATION-HARDENED SILICON-GATE CMOS/SOS PROCESS DEVELOPMENT	21
	A. Introduction	21
	B. Initial Radiation-Hardening Efforts	23
	C. Hardened Si-Gate CMOS/SOS Arrays (Triple Implants)	23
	D. Back-Channel Leakage	28
	E. In Situ-Doped Polysilicon	33
	F. Implant Procedures for Hardened LSI Arrays	33
	G. Hardened CMOS/SOS LSI Circuit Fabrication	37
	1. Introduction	37
	2. Processing	37
	3. Electrical Evaluation of TCSO59	37
	4. Transient Upset Testing of TCSO59	41
	5. Arithmetic Logic Array (TCSO69)	41
	DADIANTON WARD PROGRESS PRINT OR STORED GARGE	
VIII.	RADIATION-HARD PROCESS DEVELOPMENT FOR CLOSED CMOS LOGIC (C ² L)	44
		44
	A. Introduction	
	B. Radiation-Hardened C ² L Processing	44
	C. Test Results	45
IX.	CONCLUSIONS	46
	A. Channel-Oxidation and Anneal Studies	46
	B. Aluminum Evaporation	46
	C. Bulk CMOS (Aluminum-Gate) Radiation-Hard Processing	46
	D. Bulk CMOS (Silicon-Gate) Radiation-Hard Processing	46
	E. Silicon-Gate CMOS/SOS Processing	47
DEFEDE	NCPC	48

LIST OF ILLUSTRATIONS

Figu	ıre	Page
1.	Radiation-hardness summary for bulk-silicon MOS capacitors	12
2.	Radiation effects correlation study (V_{TH_N} vs dosage)	13
3.	Wafer hardness-uniformity test. [CD4007A; dosage = 10 ⁶ rads (Si), SEM]	14
4.	Total-dose hardness; E-gun vs filament	16
5.	Radiation test data for CD4007A	19
6.	Radiation test data for CD4024A	20
7.	Cross-sectional view, RCA/SSTC double-epitaxial process	22
8.	Triple-implant process	24
9.	Microphotograph of inverter array TCS071	27
10.	Radiation hardness data for lot S280	29
11.	Subthreshold leakage vs radiation (dry oxide)	31
12.	Subthreshold leakage vs radiation (pyrogenic oxide)	32
13.	Radiation test data, POS capacitor	34
14.	CVBT test data, POS capacitor	35
15.	Polysilicon damage caused by high-current implant	36
16.	Masking solution for N ⁺ and P ⁺	38
17.	Photomicrograph of TCS059 test chip employed for standard-cell evaluations	39
18.	Photomicrograph of radiation-hard TCS069 ALU chip	40
19.	TCS069 radiation test data	43

LIST OF TABLES

Tab1	.e	Page
1.	Contract Objectives	2
2.	Ion-Implant Data Obtained with a Sputtered-Aluminum Source	5
3.	Channel-Oxidation Investigations	7
4.	Rad-Hard Process Parameters	17
5.	Triple-Implant Process Parameters (Lot S280)	28
6.	C ² L Radiation-Hardened Process Summary	45

SECTION I

INTRODUCTION

The purpose of this contract was to conduct research directed toward improving the total-dose radiation hardness of CMOS integrated circuits. Whereas initial investigations involved hardness improvement of aluminumgate CMOS arrays, later phases concentrated on hardening silicon-gate CMOS arrays on both sapphire and bulk-silicon substrates.

The research investigations performed under this contract were fundamental to the development and production by RCA of LSI CMOS arrays for satellite and nuclear radiation environments.

The contract effort was divided into four phases covering the period from October 1973 through September 1977. The objectives for each phase and their respective periods of performance are shown in Table 1.

During Phase I RCA studied techniques for ion-implanting aluminum into channel oxides for radiation-hardness enhancement. Channel-oxidation hardening studies were performed on experimental MOS capacitors processed with wet and dry oxides and varying concentrations of HCl. A technique was developed for using the scanning electron microscope (SEM) to determine the total-dose radiation hardness of CMOS arrays at the wafer level. This technique was suggested by Naval Research Laboratory and was used by RCA's Solid State Division for prescreening wafer lots for radiation-hardened satellite applications. The technology was published and disseminated for industrial and government use. The effects of different wafer metallization techniques on radiation hardness were also investigated.

The results of the various studies conducted in Phase I were used to define a radiation-hardened process for aluminum-gate, bulk-silicon, CMOS arrays. This process was demonstrated by fabricating megarad-hard CD4007-type arrays.

Phase II of the contract included a reliability and reproducibility demonstration of the radiation-hardened aluminum-gate CMOS process. As E-beam metal-lization was found to degrade hardness, an induction-melting system was adopted. A total of 300 arrays were delivered to NRL that were megarad hard and screened to MIL-STD-883, Class B, requirements. The major emphasis during Phase II was

TABLE 1. CONTRACT OBJECTIVES

Phase	Period of Performance		Areas of Investigation
I	October 1973 - July 1974	1.	Aluminum ion implantation.
		2.	Use of the scanning-electron- microscope for hardness evaluation.
		3.	Channel oxidation studies.
		4.	Hardening of CD4007A arrays.
II	July 1974 - July 1975	1.	Hardened-process demonstration (CD4024).
		2.	Metallization studies, IN-source.
		3.	Rad-hard CMOS/SOS process development.
III	July 1975 - April 1976	1.	Continuation of CMOS/SOS rad-hard process development.
		2.	Demonstration of the rad-hard process by processing of an 8-bit arithmetic logic unit (TCSO69) and fabrication of 30 rad-hard arrays.
IV	April 1976 - Sept 1977	1.	Hardening of the bulk-silicon closed CMOS logic (C ² L) technology.
		2.	Investigation of the dependence of CMOS/SOS performance and radiation hardness on process parameters.
		3.	Process controls for hardness assurance.

placed on the translation of the radiation-hardening techniques to CMOS-on-sapphire technology. Initially the techniques for hardening developed in Phase I were applied to both silicon-gate and aluminum-gate CMOS-on-sapphire technologies. The Al-gate CMOS/SOS structures were comparatively simple to harden, since all high-temperature diffusions were completed prior to growing the hardened channel oxide. Because the aluminum-gate CMOS/SOS arrays exhibited threshold voltage instabilities, this technology was abandoned in favor of the self-aligned silicon-gate CMOS/SOS process, which offered the additional advantages of higher speed and greater packing density. Ion-implantation procedures were developed to eliminate the high-temperature diffusions that degrade

hardness. The effects of postchannel-oxidation thermal processing on totaldose radiation hardness were investigated.

In Phase III the silicon-gate, CMOS/SOS radiation-hardened technology evolved into a triple-implant process, in which separate boron implants were used for the P^+ source/drain and the polysilicon-gate regions, and a phosphorus implant for the N^+ source/drain regions. Megarad total-dose capability was demonstrated on a small-scale integrated circuit; 10^5 -rad total-dose hardness, on a complex LSI array, an 8-bit arithmetic adder.

In Phase IV, attention was directed toward improving the producibility of the hardened silicon-gate CMOS/SOS technology. Alternate procedures for achieving more uniform polysilicon doping and thickness were investigated. A technique developed for the in situ doping of the polysilicon gates with boron improved producibility, radiation hardness, and stability. LSI arrays (TCSO69, 8-bit arithmetic logic unit) were successfully fabricated and tested to total-dose radiation-hardness levels exceeding 1 Mrad.

An additional task of Phase IV was the modification of the bulk-silicon C²L (Closed CMOS Logic) technology to increase its radiation hardness. The results of the previous (Phases II and III) investigations of the effects of high-temperature diffusions and anneals on radiation hardness were used to modify the standard RCA bulk-silicon, silicon-gate wafer process. A total-dose hardness capability of 500 krad, an improvement of two orders of magnitude over the commercial process, was demonstrated by fabricating and successfully testing RCA's microprocessor array (type CDP1802).

SECTION II

ALUMINUM ION IMPLANT STUDIES

The initial study was directed toward the development of procedures for the ion implantation of aluminum in the channel oxide. The purpose of the Al⁺ ion implant was to prevent a buildup of space charge at the Al-SiO₂ interface under positive gate-Dias irradiation. This is the bias condition that causes CMOS circuit failure due to excessive n-channel device threshold voltage shift under gamma irradiation.

The Al implants were performed on two different ion accelerators: an Accelerators, Inc. model at the Solid State Technology Center in Somerville, and the experimental accelerator in the David Sarnoff Research Center (DSRC) in Princeton. Two sources of aluminum ions were tried, with varying success. A commercial (Al) hot-cathode source was found to be less efficient than a sputtered-aluminum source developed at DSRC. A procedure for angle implanting through the mass spectrometer at energy levels of 30-60 keV resulted in relatively stable implants. These were performed at effective energies ranging from 5 to 15 keV. Due to the low aluminum-ion currents, the implant time to achieve aluminum dosages of 10¹⁵ N/cm² averaged 8 h. RCA did not then have accelerators designed to provide the high-ion current at low accelerating voltages required to perform the efficient implanting of aluminum.

MOS capacitors were fabricated, on 1- to $2-\Omega-cm$, n-type silicon substrates with 850-Å, dry, 1000°C oxides. The oxides were implanted at various energy levels and doses. All implants were followed by a 600°C nitrogen anneal for 1 h. Capacitance-voltage-bias-temperature (CVBT) data for these runs are shown in Table 2.

The large, negative flatband voltage shifts for the 10.5-keV implants indicate penetration of the $Si-SiO_2$ interface by the Al^+ .

The conclusions from these experiments and the results of Al⁺ implant experiments of CMOS arrays indicated that the Al⁺ implant techniques, to be viable, would require the development of accelerators capable of implanting at low accelerating voltages (5-10 keV) with high-efficiency aluminum-ion sources. This method for hardening CMOS arrays was abandoned when improved hardened channel-oxidation techniques were developed.

TABLE 2. ION-IMPLANT DATA OBTAINED WITH A SPUTTERED-ALUMINUM SOURCE

	Effective			CVBT	Data*
Implant Run	Energy (keV)	Dose (ions/cm ²)	Time (minutes)	v _{fb}	$\frac{\Delta V_{fb}}{}$
K	6.5	10 ¹⁴	20	+0.8	+1.0
М	8.5	10 ¹⁴	45	+1.2	-2.6**
N	8.5	10 ¹⁵	135	+2.4	-4.9**
P	10.5	10 ¹⁴	15	+1.8	+1.0
Q	10.5	10 ¹⁵	135	+3.4	-6.3**
-	Control (No implant)			+0.2	+0.6

^{*}t = 5.0 min; T = 300°C; V (voltage) = 10 V. **Data taken for 1 min at 300°C.

SECTION III

CHANNEL-OXIDATION STUDIES

Starting with the standard RCA channel-oxidation and anneal processes, an extensive investigation was conducted on the effects of channel-oxidation environments and postoxidation heat treatment on the radiation susceptibility of bulk-silicon MOS capacitors. Optimum radiation hardness was achieved with a clean, dry, undoped oxygen ambient for the channel-oxide growth, followed by a rapid quench to room ambient. Radiation hardness was found to vary inversely with oxide thickness. The use of dry 0_2 at 1000°C for 2 h was established as the standard process for optimized radiation hardness and reliability. This growth time, at standard barometric pressure, results in 850-Å (typical) oxide thickness. Radiation hardness can be increased by growing thinner gate oxides, but at the cost of reducing both production yields and reliability. The thinner gate oxides (≤ 700 Å), in particular, are considerably more susceptible to damage from electrical transients.

Table 3 summarizes the results of the experimental investigations performed with MOS capacitor structures to determine the optimum channel-oxidation process for radiation hardness. The initial experiments with growing hard oxides concentrated on the effects of HCl used during the growth cycle. The hardness decreased with increasing HCl concentrations. The next experiments dealt with the effects of various anneal treatments on radiation susceptibility. The results can be summarized very briefly, as follows:

- If the oxide had been quenched rapidly, radiation hardness was not enhanced by any of the anneal cycles investigated.
- 2. The $\mathbf{Q}_{\mathbf{SS}}$ can be reduced by an appropriate anneal, but great care must be exercised in the choice of the anneal cycle so as not to degrade radiation hardness excessively.
- 3. Postoxidation processing at temperature above 900°C substantially degrades radiation hardness.

Analysis of the radiation behavior of the MOS capacitors shows some general trends. Figure 1 plots the flatband shift versus dosage of MOS capacitors irradiated with a positive voltage (stress: $\pm 10^6$ V/cm) applied to the aluminum electrode. All oxides were between 850 and 950 Å, and metal was deposited by E-beam techniques.

CHANNEL-OXIDATION INVESTIGATIONS (MOS CAPACITORS, N-TYPE, [100] TABLE 3.

	Descript	Description of Oxidation Technique	ion Techniq	an	Initial,	Total Dose**	
Exp. No.	Oxide Type*	Growth Time	Annea1	Implant	V_{fb} $(-v^{\dagger})$	Vfb (-v [†]) [rads (Si)]	Comments
4255N	Dry 02	3 h	No	No	0.8	105	$t_{ox} = 1113 \text{ Å}$
SC-206	1% HCl-dry 02	100 min		No	0.3	>10 ⁵	Incorrect dose rate on SEM
203-N	Dry 02	100 min		Yes	9.0	102	
203-0	Dry 02	100 min		Yes	9.0	2×10^{5}	
	Dry 0 ₂	3 h	No	No	0	5 x 10 ⁵	$t_{ox} = 1040 \text{ Å}$
SC-108		100 min		No	0.1	104	
EXP-001-2	5% HC1-dry 0 ₂	90 min		Yes	1.2	104	
EXP-001-3	5% HC1-dry 0 ₂	90 min		Yes	1.3	3 x 10 ⁴	
SC-110	Dry 0 ₂	2 h	No	No	0.1	106	
SC-110	Dry 0 ₂	2 h	FG-1100°C	No	0	5 x 10 ⁴	
SC-115-B	Dry 02 .	2 h	No	No	0	>106	
SC-115-A	Dry 02	2 h	FG-1100°C	No	0.3	3×10^4	
SC-113-9	Dry 0 ₂	2 h	FG-1100°C	No	0	6 x 10 ⁴	
SC-113-10	Dry 0 ₂	2 h	No	No	0	106	
SC-117	Dry 0 ₂	100 min	No	No	0.3	10^{6}	
TCE-012-1	Dry 02	2 h	He-1000°C 20 min	No	0	106	E-gun (aluminum)
TCE-012-3	Dry 0 ₂	2 h	FG-1100°C 20 min	No	0.2	6 × 10 ⁴	E-gun (aluminum)
TCE-012-2	Dry 0 ₂	2 h	FG-1000°C 20 min	No	0	2 × 10 ⁵	E-gun (aluminum)
TCE-012-9 Dry 0 ₂	Dry O ₂	2 h	No	No	0.2	106	E-gun (aluminum)
*All the	*All the dry 0, oxides were grown at 1000°C; unless otherwise noted, 0, flow was	re grown at 1	.000°C; unle	ss otherw	ise noted,		2 L/min.

**For $\Delta V_{fb} = 2$ volts (V); V (voltage) = 10 volts (V) during irradiation. $^{+}$ -V = -volts.

CHANNEL-OXIDATION INVESTIGATIONS (MOS CAPACITORS, N-TYPE, [100] (Continued) TABLE 3.

	Comments	Postmetal alloy - 500°C, 10 min FG	Filament metal, standard alloy	Filament metal postmetal alloy - 500°C, 10 min	Filament metal, standard alloy	E-gun (standard alloy)	$E_{\tt sun}$ (standard alloy)	E-gun (standard alloy)	Filament metal, 450°C; FG alloy, 45 min	Filament metal, 450°C; FG alloy, 25 min	Filament metal, 500°C; FG alloy, 25 min	Filament metal, 500°C; FG alloy, 10 min	1-2 A-cm <1-0-0>	3-5 \(\theta\)-cm <1-1> (PMOS wafer material)
Total Dose	[rads (Si)]	8 × 10 ⁵	3 × 10 ⁵	3 x 10 ⁵	3 × 10 ⁴	6 × 10 ⁴	2 × 10 ⁵	2 x 10 ⁵	106	106	106	106	106	3 × 10 ⁵
Initial	Vfb (-V [†])	0	0.5	0.2	1.0	0	0	0	0	0	0	0	0.3	9.0
ine	Implant	No	No	No	No O	No	No No	No	No O	No O	No.	No O	No	No
ion Techniq	Anneal	No	No No	No	FG-1100°C 20 min	FG-1100°C 20 min	FG-1000°C 20 min	He-1000°C 20 min	No	No	No	No	No	No
Description of Oxidation Technique	Growth Time	2 h	2 h	2 h	45 min	45 min	45 min	45 min	2 h	2 h	2 h	2 h	2 h	2 h
Descript	Oxide Type*	Dry O ₂	Dry 0 ₂	Dry 02	875°C HC1 steam	875°C HC1 steam	875°C HC1 steam	875°C HC1 steam	Dry 02	Dry 02	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂
	Exp. No.	TCE-012-10	TCE-012-11 Dry 02	1CE-012-12 Dry 02	#24	TCE-013-1	TCE-013-2	TCE-013-3	TCE-014-A	TCE-014-B	TCE-014-C	TCE-014-D	TCE-015	TCE-015

*All the dry 0_2 oxides were grown at 1000° C; unless otherwise noted, 0_2 flow was 2 L/min. **For $\Delta V_{fb} = 2$ volts (V); V (voltage) = 10 volts (V) during irradiation. $^{+}$ - $^{-}$ V = -volts.

8

CHANNEL-OXIDATION INVESTIGATIONS (MOS CAPACITORS, N-TYPE, [100] (Continued) TABLE 3.

	Comments								Shift of -3 volts at 5×10^6 rads (Si)			Filament metal		Filament metal	E-gun metal	Filament metal	E-gun metal	Filament metal	E-gun metal		Metal E-gun	Filament metal (3-5 \(\Omega-cm\))	2 L/min.
*	Total Dose [rads (Si)]	106	3 x 10 ⁵	106	3 x 10 ⁵	106	3 x 10 ⁵	106	>10 ₆	106	2×10^5	5×10^{5}	2×10^{5}	8 x 10 ⁵	106	6×10^5	6×10^{5}	2×10^5	2 x 10 ⁵	106	>10 ₆	106	flow was
Initial	Vfb (-v [†])	0	0	0.1	0.5	0.2	9.0	0.2	0	0.1	9.0	0.3	0.3	0.2	0.3	0.2	0.3	0.3	0.4	0.1	7.0	0.5	1000°C; unless otherwise noted, 0_2 = 10 volts (V) during irradiation.
er	Implant	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	ess otherw (V) during
n Techniqu	Anneal	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No.	No	00°C; unle 10 volts (
Description of Oxidation Technique	Growth Time	2 h	4 h	2 h	3 h	90 min	2 1/4 h	1 3/4 h	2 h	2 h	3 ћ	145 min	3 h	2 h	2 h	3 ћ	3 h	4 h	4 h	2 h	2 h	2 h	
Descript	Oxide Type	Dry 02	Dry 0 ₂	Dry O ₂	Dry 0 ₂	Dry 02	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry O ₂	Dry 02	Dry 0 ₂	Dry 02	Dry 0 ₂	Dry O ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	*All the dry 0_2 oxides were grown at **For $\Delta V_{fb} = 2$ volts (V); V (voltage) $^+$ -V = -volts.
	Exp. No.	SC-120B	SC-120A	SC-122	SC-123	SC-127	SC-130	SC-129	SC-131	SC-133	SC-134	SC-135	SC-136	SC-139-1	SC-139-2	SC-140-1	SC-140-2	SC-141-1	SC-141-2	E-256	SC-131 Repeat	TCE-017	**For ΔV_{fb} = $^{+}$ *For ΔV_{fb} = $^{+}$ - V_{c} = $^{-}$ volts.

TABLE 3. CHANNEL-OXIDATION INVESTIGATIONS (MOS CAPACITORS, N-TYPE, [100] (Continued)

	Comments	Metal E-gun	Filament metal	1-2 л-сп											4 L/min 02 flow	$4 \text{ L/min } 0_2 \text{ flow}$ (No sinter)			Slow pull	Slow pull	Quench pull with lot #247
1	Total Dose [rads (Si)]	3 x 10 ⁵	106	2×10^5	7×10^{5}	3 x 10 ⁵	106	100	5×10^{5}	3×10^{5}	8 x 10 ⁵	5×10^5	2×10^{5}	3×10^{5}	2 × 10 ⁵	4 × 10 ⁵	106	^{>10}	105	3 x 10 ⁵	106
Taiteday	Vfb (-v [†])	0.3	0.2	0.2	0.3	0.4	0.2	0.2	9.0	0.3	7.0	0.4	0.3	0.7	0.4	0.5	0.5	0.5	1.5	0.5	0.3
ne	Implant	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No .
on Techniq	Anneal	No	No	No	No	No	No	No	No	He-1000°C	не−900°с	He-800°C	He-700°C	He-600°C	No	No	No	No	No	No	No
Description of Oxidation Technique	Growth Time	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h	2 h
Descript	Oxide Type	Dry 02	Dry 0 ₂	Dry O ₂	Dry 02	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 02	Dry 0 ₂	Dry 0 ₂	0.5% HC1, dry 0 ₂	Dry 02	Dry O ₂	Dry 02	Dry 0 ₂	Dry 02	Dry 02
	Exp. No.	SC-144	SC-146	TCE-017-2	TCE-019	TCE-019	TCE-019	TCE-019	TCE-019	TCE-017A	TCE-017B	TCE-017C	TCE-017D	TCE-017E	SC-147	SC-148	SC-148	SC-149	SC-150	SC-151	SC-152

*All the dry 0_2 oxides were grown at 1000° C; unless otherwise noted, 0_2 flow was 2 L/min. **For $\Delta V_{fb} = 2$ volts (V); V (voltage) = 10 volts (V) during irradiation. +-V = -volts.

TABLE 3. CHANNEL-OXIDATION INVESTIGATIONS (MOS CAPACITORS, N-TYPE, [100] (Continued)

	Comments	2.5 L/min - slow pull	Flatband shift of -1.1 volt at 106 rads (Si)		Flatband shift of -1.7 volt at 10^6 rads (Si)	Flatband shift of -1.5 volt at 106 rads (Si) (probably wet oxide tube)
*	Vfb (-V [†]) [rads (Si)]	5 × 10 ⁵	>10 ⁶	3 x 10 ⁵	>10 ⁶ .	. >10
	Vfb (-V [†])	1.2	0.2	0.3	0.3	5.8
ine	Anneal Implant	No	No	No	No	S.
ion Technic	Anneal	No	No.	He-1000°C 30 min	о,006−ән	не−800°С
Description of Oxidation Technique	Growth Time	2 h	2 h	2 h	2 h	2 h
Descrip	Oxide Type	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂	Dry 0 ₂
	Exp. No.	SC-153	7A-A	7A-B	7A-C	7A-D

*All the dry 0_2 oxides were grown at 1000°C; unless otherwise noted, 0_2 flow was 2 L/min. **For $\Delta V_{\rm fb} = 2$ volts (V); V (voltage) = 10 volts (V) during irradiation. +V = -volts.




Figure 1. Radiation-hardness summary for bulk-silicon MOS capacitors.

Typical plots are shown for an 875°C wet HCl and a 1000°C dry 0_2 oxide, both of which were annealed in forming gas $({\rm H_2/N_2})$ at 1100°C. The difference in hardness, for ${\rm V_{fb}}$ = 2 volts (3.8 x 10^4 for the HCl oxide versus 6.0 x 10^4 for the dry oxide), is normally seen and is probably attributable to the incorporation of Cl₂ in the 875°C oxide. Note that the 1100°C anneal destroys the hardness of the dry oxide, but still leaves it harder than the HCl oxide. The next group shows the range of many 1000°C dry oxides that were annealed in forming gas at 1000°C in an attempt to lower the flatband voltage. Typical hardness, still dominated by the effect of the anneal, is 2.0 x 10^5 .

The last two groups represent the results of testing of "hard" oxides. The hardest oxides are the ${\rm dry-0_2}$, $1000\,^{\circ}{\rm C}$ oxides grown without anneal. They range in hardness from 1.5 x 10^6 to 3.5 x 10^6 rads (Si) and can be reproducibly grown with flatband voltages from -0.3 to -0.6 V. The $1000\,^{\circ}{\rm C}$ dry undoped oxide, with no anneal, was adopted as the standard gate insulator for the hardened, aluminum-gate CMOS arrays developed on this contract.

SECTION IV

HARDNESS MONITORING WITH THE SCANNING-ELECTRON MICROSCOPE

A technique for sampling wafer runs for radiation hardness was successfully developed and used for all hardness testing on the contract until a cobalt-60 gamma source was acquired. A paper based on this effort, entitled "SEM Irradiation for Hardness Assurance Screening and Process Definition," was presented at the 1974 IEEE Nuclear and Space Radiation Effects Conference [1]. Dosimetry for the SEM irradiation of MOS capacitors (bulk Si); CMOS/SOS, bulk CMOS processed wafers; and packaged arrays was established and correlated with cobalt-60 and 1-MeV electron radiation sources. Typical electron-beam voltages used are 32 keV for metal-gate MOS capacitors, 37 keV for bulk-silicon, and 47 keV for SOS. The beam current density was 5.3 x 10 A/cm for a dose rate of 5000 rads/s. Figure 2 illustrates the degree of correlation achieved.





Figure 2. Radiation effects correlation study (V_{TH_N} vs dosage).

A dose rate of 5000 rads/s is normally used for SEM irradiation. The variance in total-dose radiation hardness over a single wafer was investigated for a hardened CMOS CD4007 array. These data are shown in Fig. 3. The wafer map data for the 19 pellets tested indicated that the variances for both the N- and P-transistors were within 2 sigma limits for 95% of the devices. The hardness sampling techniques developed during this study were employed successfully on other programs by RCA's Solid State Division, and disseminated to other companies for their use.



04 09

21 19 36 .04

04 06 06

14 /// 04

14 06

04 .01 .19 .06

$$\overline{\times} (\Delta \vee_{\mathsf{TH}_{\mathsf{P}}}) - \Delta \vee_{\mathsf{TH}_{\mathsf{P}}}$$

X (△VTHN) - △VTHN

WHERE: X = 1.6 VOLTS

WHERE : X = .54 VOLTS

 $\sigma = 0.09$

 $\sigma = .13$

Figure 3. Wafer hardness-uniformity test. [CD4007A; dosage = 10⁶ rads (Si), SEM].

SECTION V

METALLIZATION TECHNIQUES

The techniques for depositing aluminum on hardened MOS arrays were under continuous investigation over the period of the contract. During the first phase, when the bulk of the hardening effort was concentrated on the processing of metal-oxide-silicon (MOS) capacitors, aluminum was evaporated with an electron-beam (E-beam) system. When hardened aluminum-gate CMOS arrays were fabricated, it became apparent that the electron-beam evaporation of aluminum degraded the hardness of the PMOS transistors under positive gate-bias conditions.

The effects of the oxide damage caused by the high-energy (10 keV) electrons in the E-gun were evaluated by splitting two lots of arrays processed with hardened channel oxides, metallizing half the lot by electron-beam evaporation and the remainder with filament-evaporated aluminum. The metal-alloy cycle was identical (450°C, N_2 , 15 min). Samples from each metallization technique were packaged and tested to total-dose radiation levels up to $10^6\,$ rads (Si). The threshold voltage shifts were plotted for both N- and P-type transistors and are shown in Fig. 4. The effects of the oxide damage caused by the E-beam are clearly evident at total-dose radiation levels beyond 10° rads (Si). Below 10 rads, where the effects of positive oxide charge predominate, the N- and P-transistor voltage shifts for both E-gun- and filament-processed wafers are essentially the same. Above 105 rads the effects of the additional interface states in the oxide caused by the E-beam damage are clearly evident. Since the interface charge compensates for the positive-charge buildup at the Si-SiO, interface, the effect on the N-transistor is to reduce the threshold voltage shift, as evident in the "flattening" of the ΔV_{TH_N} curve (Fig. 4). On the other hand, with increasing radiation dose, the P-transistor curve for E-gun metal shows a monotonic shift toward more negative values. The net effect is that the P-transistor-threshold voltage is increased on E-beam metallized samples.

The experiment was repeated on one lot (#291) of another CMOS array type, CD4024, a 7-stage binary counter, with identical results. Filament evaporation of metal was adopted as an interim procedure for all hardened arrays. While this metallization technique eliminated the E-beam damage problem, the filament




Figure 4. Total-dose hardness; E-gun vs filament.

evaporation system was incapable of reproducibly providing low sodium levels in the evaporated aluminum films. The source of the sodium is the tungsten filament that is used to melt the aluminum. In Phase II of the contract an rf-heated crucible source was purchased for the program, and procedures for aluminum evaporation were developed. The system was used also for the single-source evaporation of silicon-aluminum films in Phase IV of the contract, for metallization of the silicon-gate CMOS arrays processed on bulk-silicon substrates. The discussion of the development and application of the rf source (Model IN-1500, Applied Materials Corporation) is included in later sections of this report.

SECTION VI

RADIATION-HARDENED PROCESS DEFINITION OF Al-GATE CMOS ARRAYS

The results of the oxidation, anneal, and metallization studies were used to define a process for achieving megarad-hard total-dose capability for aluminum-gate CMOS arrays. The radiation-hardened process parameters centered on the values listed in Table 4. All other processing conformed to standard RCA procedures.

TABLE 4. RAD-HARD PROCESS PARAMETERS

Procedure	<u>Value</u>
Well Doping Channel Oxide	$6.0 \times 10^{16} \text{ cm}^{-3}$
	90-min, dry 0 ₂ ; t = 1000°C
Postoxidation Anneal	No anneal-quench
Source-drain Spacing	7.5-8.75 μ m (0.30-0.35 mil)
Metallization	Filament or rf melting
Alloy	450°C, N ₂ , 15 min

A. WELL-DOPING CONSIDERATIONS

To prevent depletion-mode n-channel device operation after irradiation, the N-transistor threshold voltage needed to be raised to 2.0 V. The higher $Q_{\rm SS}$ of the unannealed, dry channel oxide and the thinner (than standard HCl-steam grown) channel oxide required for radiation hardness effectively reduce the N-transistor threshold by approximately 0.5 V, as compared to the threshold voltage of RCA's standard commercial process. The 2.0-V threshold was accomplished by increasing the boron concentration in the p-well of the n-type silicon substrate. The P-transistor threshold voltage is determined by the resistivity of the n-type silicon substrate.

B. SOURCE-DRAIN SPACING (CHANNEL LENGTH)

The "as-defined" channel length of the aluminum-gate CMOS process is decreased by the additional lateral diffusion of the dopant species (boron or phosphorus) that occurs during the growth of the hardened gate insulator (1000°C, 90-minute, dry oxide). This lateral diffusion for the rad-hard process is greater than that for the standard oxidation (875°C, 45 min), which is followed by an 1100° C short-time anneal. The effect of the greater lateral diffusion is to decrease the source/drain punch-through voltage of both the N- and the P-transistors. To compensate for the increased lateral diffusion, the specification for the channel length as defined by the gate photomask was modified to $7.5-8.75~\mu m$ (0.30-0.35 mil) instead of the 6.25-8.75 μm (0.25-0.35 mil) normally used.

C. CHANNEL OXIDE

The channel-oxide thickness was specified at 750 Å, with a tolerance of ±50 Å. Since the growth rate of dry, undoped oxide is a function of moisture content of the oxygen source as well as atmospheric pressure, the gas supplies to the furnaces were filtered, and condensables removed by passing the gas through liquid-nitrogen cold traps. Special care was taken to ensure the cleanliness of the dry-oxidation furnace. This is necessary because no HCl can be used for soldium gettering in the extended (90 min) dry-oxidation cycle. The furnaces were equipped with HCl generators and were cleaned overnight with HCl steam (at 1000°C), then purged for 1 h with dry nitrogen to ensure removal of all moisture and HCl, prior to the growth of the channel oxide. Subsequent studies [2] of the reproducibility of hardened, dry channel oxides processed without recleaning and purging of the furnace after each run were performed. They showed no degradation of radiation hardness for at least six consecutive oxidation runs, equivalent to more than one single-shift operation.

D. HARDENED-ARRAY PROCESS DEMONSTRATION

The radiation-hardened process defined in Table 4 was used to process two CMOS array types, RCA types CD4007A (dual-complementary pair plus inverter), and CD4024A (7-stage binary counter) to demonstrate a total-dose hardness capability of 10^6 rads (Si). Two-hundred CD4007A and one-hundred CD4024A

arrays were packaged and screened in accordance with MIL-STD-883, Method 5004 requirements for Class B microelectron circuits. Typical SEM radiation-hardness curves are shown in Fig. 5 for the CD4007A array and in Fig. 6 for the CD4024A. These hardness curves were taken for "worst-case" test conditions since the postradiation electrical tests were performed within seconds after the electron beam was turned off. Subsequent radiation testing of packaged CD4007A and CD4024A arrays by government laboratories confirmed that the arrays met functional requirements after exposure to a total dose of 10^6 rads (Si) of gamma irradiation. The yield to the MIL-STD-883 screening procedures (Method 5004, Class B) for these radiation-hardened arrays was equivalent to yields for standard-processed CMOS arrays.




Figure 5. Radiation test data for CD4007A.




Figure 6. Radiation test data for CD4024A.

SECTION VII

RADIATION-HARDENED SILICON-GATE CMOS/SOS PROCESS DEVELOPMENT

A. INTRODUCTION

The major portion of the contractual effort centered on the development of processes for improving the total-dose hardness of CMOS arrays on sapphire. CMOS/SOS offers a number of enhanced characteristics over bulk-silicon CMOS. The sapphire serves as an inert substrate and provides a suitable crystal lattice upon which the silicon is grown epitaxially. Since dielectric isolation is provided by the sapphire, and the diffusions terminate the sapphire wafers, unwanted circuit capacitance is minimized. This significantly increases the speed, reduces dynamic power consumption, and enhances transient radiation hardness. In addition, since isolation regions are inherent, the packing density of SOS becomes greater than that for conventional bulk-silicon CMOS, which requires guard bands or oxide isolation. Even greater packing density and higher speed are achieved by use of self-aligned silicon-gate technology, which eliminates the overlap capacitance inherent in the metal-gate process.

In this process the polysilicon gate is deposited immediately after the gate oxide is grown. The polysilicon protects the gate oxide during all subsequent processing, resulting in enhanced device stability. The advantages of greater packing density, higher speed, and enhanced stability afforded by the self-aligned silicon-gate technology mandated its use for radiation-hardened process development.

The silicon-gate CMOS/SOS process developed at RCA Laboratories was transferred to the Solid State Technology Center (SSTC) and optimized for LSI array fabrication under an Air Force Manufacturing Methods Program (F33615-73-C-5043). Both the double-epitaxial and single-epitaxial ion-implanted process, each utilizing diffused P^+ polysilicon gates, were defined by RCA under this contract. The double-epitaxial process, providing independent control of the NMOS and PMOS transistor thresholds, was selected for the fabrication of radiation-hardened CMOS/SOS arrays. A cross-sectional view of the double-epitaxial process is shown in Fig. 7. The enhancement-mode NMOS and PMOS transistors were fabricated on 0.6- μ m-thick epitaxial islands of p-type and n-type single crystalline silicon films deposited on a sapphire wafer.




Figure 7. Cross-sectional view, RCA/SSTC double-epitaxial process.

B. INITIAL RADIATION-HARDENING EFFORTS

The initial approach to hardening the silicon-gate CMOS/SOS process was to use the 1000°C "dry" undoped oxide instead of the 940°C HC1 steam normally employed for the gate dielectric. While the MOS bulk-silicon capacitor controls processed with the 1000°C, 750-A oxide exhibited flatband shifts of less than 2.0 V after a 106-rad total dose, the devices processed with this gate insulator exhibited only slightly improved (10^4 rads) radiation tolerance. Additional runs were processed with dry oxide and reduced diffusion temperatures and times. The normal 1050°C diffusion temperature for doping the polysilicon gate and source/drain regions was reduced to 950°C. This increased polysilicon resistivity and decreased junction depths, but did not enhance radiation hardness. The next approach was to eliminate the high-temperature diffusions by the use of ion-implantation techniques with reduced drive-in and anneal temperatures. RCA Laboratories had developed a silicon-gate CMOS/SOS process based on ionimplantation techniques. This technology, modified by incorporation of the hardened channel dielectric, resulted in the first megarad-hard CMOS/SOS process demonstration.

A cross-sectional view of the triple-implant procedure is shown in Fig. 8. The sequence of the radiation-hardened process development, starting with the triple-implant technology, is outlined below.

- The Triple-Implant Process.
- Investigation of Back-Channel Leakage ("Wet" vs "Dry" Channel Oxides).
- In situ-Doped Polysilicon.
- Implant Procedures for LSI Circuits.
- Hardened LSI Process Demonstration with the TCS059 test chip and the TCS069 8-bit arithmetic arrays.

C. HARDENED SI-GATE CMOS/SOS ARRAYS (TRIPLE IMPLANT PROCESS)

In this process, enhancement-mode devices were fabricated on 0.6-µm-thick epitaxial-silicon islands of p- and n-type single-crystal silicon films on a sapphire wafer. The epi-islands are provided by a two-step hetero-epitaxial process [see Technical Report AFML-1R-516-3 (3)]. The gate oxide for the initial runs consisted of an undoped, 750+50-A-thick silicon dioxide layer




Figure 8. Triple-implant process.

SAPPHIRE




Figure 8. (Continued).

grown at 1000°C with dry 0_2 . The polysilicon gate was then deposited, undoped, by the pyrolysis of silane (SiH₄) at 650°C in a hydrogen atmosphere, and afterwards doped by implanting a heavy boron concentration. The polysilicon is defined by either wet chemical or dry (plasma) techniques. Initially all runs were processed with wet chemical techniques until the effects of plasma etching on radiation hardness were evaluated.

The n-channel source/drain regions were prepared by implanting a heavy phosphorus concentration after shielding the p-channel area. The shielding film initially was photoresist, but this material became highly polymerized by the high-energy phosphorus ions and was extremely difficult to remove. Aluminum, non-E-beam-deposited, was subsequently used as the implant barrier instead of the photoresist. It added one additional metallization step to the process, but was cleaner and easily removed after implanting. Boron was then implanted after shielding (again with aluminum) the n-channel area.

Then field oxide was deposited by pyrolysis of silane at 450°C to a thickness of 6000±500 Å. The phosphorus and boron implants were activated, and the field oxide densified, by an 850°C nitrogen anneal for 90 minutes. The contacts were opened in the normal manner and wafers metallized with aluminum. The metal evaporation was accomplished by the use of either filament-heated or induction-heated aluminum. The maximum processing temperature after the gate dielectric is grown is the 850°C anneal and activation step.

Numerous wafer runs were processed with variants of the triple-implant process described. Implant energies and doses were optimized. Two-step phosphorus implants were included to ensure adequate source-drain junction depth as well as a high surface concentration for good ohmic contacts. Other (than dry 0₂) channel oxidation techniques were also investigated. The cross-sectional view of the process is shown in Fig. 8.

Other wafer runs were processed with the triple-implant procedure. The CD4007 inverter circuit served as the test vehicle. A mask set identified as TC1092 was used to process the first experimental runs. This mask set was later redesigned to eliminate the terminal leakage problems caused by the use of stacked Zener diodes for input protection. The new array design, TCS071, included gated diodes for input protection and optimized channel width/length ratios for the N- and P-transistors. A microphotograph of the TCS071 is shown in Fig. 9.




Figure 9. Microphotograph of inverter array TCS071.

Lot S280, processed with implanted polysilicon gates and source-drain regions, was the first run with total-dose hardness exceeding 10^6 rads (Si). The lot process parameters are given in Table 5. The hardness test data for this lot, processed with dry, undoped SiO_2 for the channel dielectric, is shown in Fig. 10. Figure 10 is a plot of total-dose hardness for inverters with inputs biased "on" during irradiation. This exhibited exceptionally good total-dose hardness, with a maximum N-transistor threshold voltage shift of 0.9 V at 10^6 rads. The N-transistor was slightly into depletion-mode operation due to the low (0.7 V) preradiation threshold voltage. At 2 x 10^6 rads the N-threshold voltage was again positive. This wafer lot demonstrated the feasibility of the hardened CMOS/SOS technology for small-scale integrated circuits.

TABLE 5. TRIPLE-IMPLANT PROCESS PARAMETERS (Lot S280)

- p-Epi 2×10^{16} cm⁻³ (boron)
- n-Epi 1-2 x 10¹⁵ cm⁻³ (phosphorus)
- Channel Oxidation 1000°C, 2 h, dry o_2 , t_{ox} = 750 Å
- Polysilicon-Gate Implant Dose .. 1 x 10^{16} cm⁻² boron, E = 70 keV
- Source-Drain (S-D) Implant:

• Implant Drive, Anneal, S-D 800°C, helium

D. BACK-CHANNEL LEAKAGE

When MOS devices are fabricated in SOS, the interfacial charge densities at both the Si-SiO₂ and the Si-sapphire interfaces must be carefully controlled. An excess of positive charge at the Si-sapphire interface will result in an n-channel device that cannot be turned off completely by the application of a negative voltage to the gate electrode; i.e., the result will be a "leaky" n-channel device. This phenomenon has been termed "back-channel" leakage.




Figure 10. Radiation hardness data for lot S280.

The amount of this interfacial charge at the Si-sapphire interface can be affected by the thermal processing of the sapphire prior to the epitaxial silicon deposition as well as the subsequent high-temperature oxidation diffusions and annealing steps. When subjected to ionizing radiation, hole-electron pairs are generated in the sapphire. If there are sufficient trapping sites at or near the Si-sapphire interface, these holes are captured and give rise to an additional positive charge, resulting in additional, non-gate-controllable, back-channel leakage currents.

The back-channel leakage current was measured on several TCS071 (CD4007A type) inverters processed with the triple-implant, double-epitaxial, radiationhardened process described in Section VII.C. One wafer lot (\$539) was processed as a split lot, with both 1000°C, dry oxide and (925°C) pyrogenic (steam) oxides used for the channel dielectric. The subthreshold leakage currents were measured for n- and p-channel devices as a function of gate voltage for various levels of gamma irradiation to a maximum level of 10 rads (Si). A logpicoammeter was used and the leakage currents were normalized for channel length. Figures 11 and 12 show the test results. The preradiation subthreshold leakage current for both the dry-oxide and steam-oxide processes was approximately 10⁻¹¹ A per mil of channel length. The dry oxide sample (Fig. 11) shows an increase of three orders of magnitude in subthreshold leakage at 5 x 104 rads (Si). increasing to approximately 10^{-7} A per mil at a total of 10^6 rads (Si). After irradiation, the transistors with the pyrogenic-oxide channel dielectric exhibited a much lower increase in subthreshold leakage current (see Fig. 12). At 106-rads (Si) total dose, the leakage level increased to 10-9 A per mil of channel length, a level of leakage acceptable for VLSI circuits for megarad

From the results of this investigation we concluded that the long (~90 min) oxidation time at 1000°C required to grow the 750-A-gate dielectric by the use of dry oxide created a higher density of fixed trapping sites at or near the Si-sapphire interface than did the pyrogenic steam oxidation cycle. At 925°C the pyrogenic steam oxidation time was approximately 45 minutes for growing the same 750-A gate dielectric. In all subsequent radiation-hardened processing the pyrogenic oxidation was employed for the gate dielectric.




Figure 11. Subthreshold leakage vs radiation (dry oxide).

-3 -2 -1

ī

-3 -2




Figure 12. Subthreshold leakage vs radiation (pyrogenic oxide).

E. IN SITU-DOPED POLYSILICON

The doping of the polysilicon gate by implantation requires a heavy boron dose to get as low a sheet resistivity in the gate conductor as possible. The dopant species must also be implanted as close to the Si-SiO₂ interface as possible, without penetrating into the gate insulator. This requires extremely tight control of both the implant schedule and the polysilicon thickness. In practice we found that the polysilicon-gate thickness varies as much as ±10% from the nominal value over a 3-in.-diam wafer. For this reason, and also to improve the economic viability of the process, an investigation of other techniques for doping the polysilicon was undertaken.

A technique for depositing boron-doped polysilicon at low temperature was developed at RCA's David Sarnoff Research Center. The polysilicon layer is deposited at 620°C by the pyrolysis of silane in a hydrogen atmosphere. The dopant gas, diborane, is introduced into an AMV-1200 reactor simultaneously with the silane mixture. The reactor capacity is eight 3-in.-diam wafers and the cycle time is approximately one hour. The flow rate of the diborane gas was chosen by experiment to achieve doped polysilicon of sufficiently low sheet resistance while retaining good etching characteristics. Typical sheet resistance is $40-60 \ \Omega/\Box$ after a $90-\min$, 850° C, drive cycle.

POS (polysilicon-oxide-silicon) capacitors were fabricated by deposition of this in situ-doped polysilicon on 750-Å pyrogenic steam oxides. These capacitors were radiation tested and subjected to 300°C CVBT tests for stability. The radiation-test data (see Fig. 13) show less than a 2.0-V shift at a 10^6 -rad (Si) total dose, indicating this structure to be equivalent to implanted polysilicon-gate structures. The CVBT test data, Fig. 14, demonstrated no inherent stability problems. This method for depositing the polysilicon then was chosen to replace the boron-implanted-gate process for hardened LSI circuit fabrication.

F. IMPLANT PROCEDURES FOR HARDENED LSI ARRAYS

Ion implantation of the source/drain regions had a minimal effect on fabrication yield for the small-area TCSO71 arrays processed for this contract. Yield at circuit probe was typically 50%. When a high-current ion implanter (Extrion Model 200-1000) was used for the P^+ and N^+ source-drain implant steps on large-area LSI array types, the process yields were extremely low. There




Figure 13. Radiation test data, POS capacitor.




Figure 14. CVBT test data, POS capacitor.

was wafer breakage in the ion implanter. Investigation revealed that the high ion-beam current built up excessive charge on the insulating sapphire surface. The charge resulted in a potential buildup on the wafer high enough (>18,0000 V) to cause arc-over; this caused the sapphire to shatter. Wafers that did not break exhibited either extremely low functional yield at circuit probe, or high-leakage currents. Failure analysis indicated the polysilicon gates had been blown by the high potential buildup on the sapphire during the implant step. Figure 15 illustrates the type of damage caused by the high-current implanter.




Figure 15. Polysilicon damage caused by high-current implant.

Two solutions to the implant damage problem were investigated. One was to deposit a thin (200 Å) aluminum film over the entire wafer prior to the implant processing steps. This conductive film eliminated the implant-damage problem, but the aluminum thickness was difficult to control with either the filament- or induction-heated metallization systems. The solution that was finally adopted consisted of modified masking to define an aluminum layer. This layer (%10,000-Å thick) served as the implant barrier for the implant as well as the conductive

layer for bleeding off excessive charge from the wafer surface during the implant step. The designs for the N^+ and P^+ implant masks were complementary, so that only one additional mask had to be generated for both implant steps. The solution to masking problems is illustrated in Fig. 16(b).

G. HARDENED CMOS/SOS LSI CIRCUIT FABRICATION

1. Introduction

Under a separate contract (NRL N00014-75-C-0709) RCA's Advanced Technology Laboratories designed and evaluated a multiport silicon-gate, CMOS/SOS standard-cell family designed for maximum transient upset and total-dose hardness. To evaluate the cell family a test chip (TCS059) and arithmetic logic unit (ALU) (TCS069) integrated circuits were designed and fabricated. The radiation-hard cells were designed to compensate for both total-dose and transient-radiation effects. For total-dose effects the following were considered: (1) changes in threshold voltage and mobility, (2) the irradiation bias dependence of n-and p-channel transistors, and (3) increased subthreshold leakage of n-channel transistors. Improved transient upset performance from both junction and sapphire photocurrents was obtained by (1) minimization of channel length and gate-oxide thickness, (2) high noise margins, (3) utilization of optimum n-and p-channel width ratios, (4) limitation on fan-in, and (5) redesign of certain logic functions. A microphotograph of the TCS059 test chip is shown in Fig. 17. Figure 18 shows the TCS069 ALU chip.

2. Processing

The TCS059 and TCS069 arrays were fabricated by the 1000°C dry and pyrogenic channel-oxidation procedures with ion implanting of sources, drains, and silicon gates, followed by an 850°C implant activation and anneal step. The channel-oxide thickness ranged from 700 to 850 Å. Carrier concentrations in the n- and p-epitaxial layers were specified to provide initial $\rm V_{TH_N}$ $^{\sim}$ 1.5-2.0 V and $\rm V_{TH_P}$ $^{\sim}$ 1.0-1.5 V. An rf-heated source was used for metal deposition.

3. Electrical Evaluation of TCS059

Electrical evaluation indicated functional performance of all cells with noise immunity ranging from 3.5 to 5.0 V. Dynamic evaluation indicated cell




Figure 16. Masking solution for N and P.




Figure 17. Photomicrograph of TCS059 test chip employed for standard-cell evaluations.




Figure 18. Photomicrograph of radiation-hard TCS069 ALU chip.

speeds about a factor of 2 slower than predicted. Analysis indicated that reduced speed resulted from (1) lower mobility obtained by use of the triple-implant (31²) process, (2) larger channel length due to mask tolerances and minimal lateral diffusion of the implanted sources and drains, and (3) a slight underetching of the polysilicon gates during processing. Optical measurements indicated an effective channel length near 0.3 mil. Saturation currents for the n- and p-channel transistors were 1 mA/mil and 0.6 mA/mil, respectively, compared with the expected 2 mA/mil and 1.0 mA/mil saturation currents. As a result of the added capacitance of the substrate connection, the radiation-hard cells, compared with conventional cells, exhibited a speed reduction of approximately 20%.

4. Transient Upset Testing of TCS059

The test chip was irradiated at Naval Research Laboratory by use of the 40-MeV LINAC with 60-ns to 1-µs electron pulses. The electron-pulse shape was monitored by means of a PIN diode, while the total dose for each pulse was measured with an array of four 1/8-in. TLD dosimeters attached to the IC case. The outputs from a divide-by-eight counter and a static flip-flop were monitored on two dual-beam Tektronix 556 oscilloscopes. In additional tests, in which lead shields and dummy devices were used to evaluate possible spurious signals, five samples from two wafers were exposed to radiation.

The transient upset level for the sequential logic elements was found to be greater than 10^{11} rads (Si) per second. The upset level for the flip-flop and counter were similar (within 30% of 10^{11} rads/s) as was the upset level from either the "zero" or the "one" state. No significant decrease in the upset level was noted from transient annealing, total-dose effects at the 1-µs pulse widths (maximum obtainable with NRL LINAC), or effects at dose levels of 50-80 krads (Si) per pulse.

5. Arithmetic Logic Array (TCS069)

The ALU chip size is 5.7 mm x 5.7 mm (223 mils x 223 mils) and contains 1818 transistors. Electrical evaluation of radiation-hard processed arrays indicated an 8-bit add time of 100 ns and a 32-bit add time of 200 ns. These measurements indicate an average cell delay of 6.5 ns. The measured worst-case delay path was 9.5 ns.

Transient-upset measurements agreed with TCS059 test-chip results, indicating flip-flop upset for short pulses between 1 and 2 x 10^{11} rads (Si) per second. At these irradiation rates the total chip-current pulse is about 1 A (peak). The current response essentially follows the irradiation pulse.

Hybrid-oxide units with high initial leakage (1-10 mA) were produced. Leakage was caused by low-breakdown devices. ALUs from this group were irradiated, and complete functional performance was verified to greater than 3×10^5 rads (Si). A speed loss of less than 5% was noted at this dose level. The chip current increased from preirradiation values of 0.5-4 mA (leakage depends on input state) to a range of 1-6 mA after irradiation. Subsequent lots of this device had leakage levels of 200 μ A, but were not radiation tested. Cobalt-60 irradiation test data for the test inverter on the TCS069 wafer are shown in Fig. 19.

A paper [4] summarizing the aluminum-gate and silicon-gate radiationhardened process development was presented at the 1976 IEEE Nuclear and Radiation Effects Conference.




Figure 19. TCS069 radiation test data.

SECTION VIII

RADIATION-HARD PROCESS DEVELOPMENT FOR CLOSED CMOS LOGIC (C²L)

A. INTRODUCTION

The C²L technology was introduced by RCA to provide higher-density CMOS arrays with increased speed capability while preserving the inherent CMOS advantages of low power consumption and high noise-immunity. In this technology, self-aligned polysilicon-gate structures and completely enclosed drain areas are used. A source plane eliminates the individual source connections required for each transistor. The fully enclosed source/drain geometry totally eliminates the need to guardband, since no uncontrolled current path between the source and drain can occur. The C²L structure, combining self-aligned silicon gates with low parasitic drain capacitance, has transistors having a considerably higher speed, higher mutual transconductance, and higher packing density than aluminum-gate CMOS arrays.

The Naval Research Laboratory, as part of Phase IV of this contract, added the task of investigating the feasibility of hardening the C²L technology. The array chosen to demonstrate the process capability was the RCA-designed CDP1802 COSMAC microprocessor. This array is an LSI CMOS 8-bit register-oriented central-processing unit (CPU) designed for use as a general-purpose computing or control element.

B. RADIATION-HARDENED C²L PROCESSING

The use of self-aligned silicon gates made the processing sequence for C^2L very similar to that employed for CMOS/SOS. The radiation-hard CMOS/SOS process was therefore used wherever possible. Because of the critical effect of the polysilicon sheet resistivity on the microprocessor speed, the decision was made to use a 950°C phosphorus diffusion for the gate doping. A typical sheet resistivity of 15 Ω/\Box was achieved with a 26-min diffusion from a phosphorus oxychloride (POCl₃) source. The N⁺ source-drain region was doped with the same diffusion. The P⁺ source-drain region was doped with a 70-keV boron (B⁺) dose (3 x 10¹⁵ cm⁻²). The channel-oxide thickness, grown with dry oxide and quenched, was 700 Å. Metallization was 1% silicon-aluminum,

deposited by induction-heating. Proper control of the Si-Al composition was essential to prevent alloying of the aluminum into the shallow junction source/drain regions. Excessive silicon percentage resulted in poor wire-bonding. The principal features of the process are summarized in Table 6.

TABLE 6. C²L RADIATION-HARDENED PROCESS SUMMARY

•	Well Implant	Boron, 100 keV; dose, 4×10^{13} cm ⁻²
•	Channel Oxidation	Dry 0_2 , 700 Å, no anneal, quenched
•	Polysilicon	Deposited intrinsic, 5000 Å
•	P ⁺ Source-Drain Implant	Boron, 70 keV; B ⁺ dose, 3 x 10 ¹⁵ cm ⁻²
•	N^+ Source-Drain plus Gate Doping	950°C, POC1 ₃ , 26 min
•	Field Oxide Densification	875°C, 30 min
•	Metallization	12,000 Å (1% Si-doped A1)
•	Alloy	450°C, 30 min, N ₂

Several runs of the CDP1802 microprocessor were fabricated by the process described. The well-implant schedule increased the nominal N-transistor threshold voltage to 1.7 V for zero drain current. This initial threshold voltage level was sufficiently high to prevent depletion-mode operation to beyond 10⁶ rads (Si) total dose.

C. TEST RESULTS

In preliminary radiation testing performed at RCA, the RCA Microkit was used to exercise the microprocessor. An external clock, a 300-kHz square wave, was used because of the long cable harness required for inserting the array into the cobalt-60 radiation test chamber. Chip-leakage current was continuously monitored while the device was being irradiated. The current increased from about 20 μ A (preradiation) to 150 μ A at 10⁶-rads (SI) total dose. The failure mode was a soft failure, caused by a continuous increase in negative shift of the p-channel transistor-threshold voltage with increasing dose. At 5 x 10⁵ rads, the arrays would not pass the 5-V functional test, but did pass 7-V functional tests. Operational speed also decreased because of the increasingly negative P-transistor-threshold voltage. Packaged CDP1802 arrays were shipped to Naval Research Laboratory for more extensive radiation tests [5].

SECTION IX

CONCLUSIONS

This section summarizes the results of the studies conducted under this contract.

A. CHANNEL-OXIDATION AND ANNEAL STUDIES

Dry 0₂ grown, 1000°C, undoped oxides, without anneal but quenched, resulted in the maximum total-dose radiation hardness for the aluminum-gate technology. This oxidation technique does cause increased back-channel leakage current on CMOS/SOS arrays.

Lower-temperature steam oxides (850-925°C), with or without HCl, are suitable for Mrad-hard LSI array fabrication, provided the postoxidation processing temperatures do not exceed the channel-oxidation temperature.

B. ALUMINUM EVAPORATION

The electron-beam melting technique for the deposition of aluminum causes increased P-transistor-threshold-voltage shifts with radiation. Filament heating or rf heating of aluminum should be used for radiation-hardened circuit fabrication.

C. BULK CMOS (ALUMINUM-GATE) RADIATION-HARD PROCESSING

A reproducible, radiation-hardened process was defined by the use of 1000°C, dry, undoped, quenched channel oxidation and induction-heated metallization. Preradiation N-transistor-threshold voltage was adjusted by the well-implant schedule for a range of 1.5 to 2.0 V. The optimum channel-oxide thickness for this process is 700-800 Å. The longer oxidation time required for the dry (rather than steam) oxidation increases lateral diffusion. Source/drain spacing must be increased to provide adequate source/drain breakdown voltage, when 1000°C oxidation is performed.

D. BULK CMOS (SILICON-GATE) RADIATION-HARD PROCESSING

RCA's commercial C²L process was modified for increased total-dose radiation hardness. The feasibility of producing Mrad-hard CDP1802 microprocessors was demonstrated. The principal process modifications were: Use of 950°C

diffusion for the polysilicon gates and the N^+ source drains, ion implantation of the P^+ source drains, and 850°C drive-in and anneal temperature. The preferred channel-oxidation technique was pyrogenic oxide.

E. SILICON-GATE CMOS/SOS PROCESSING

A triple-implant process was developed for fabricating radiation-hardened CMOS/SOS LSI arrays. A technique for implanting the source drains and polysilicon gates using high-current implant equipment was developed. Additional study is required to develop more reproducible techniques for doping the polysilicon gate.

REFERENCES

- S. Cohen and H. L. Hughes, "SEM Irradiation for Hardness Assurance Screening and Process Definition," IEEE Trans. Nuclear Sci. NS-21(6), 387-389 (Dec. 1974).
- J. J. Fabula, "Radiation-Hard COS/MOS Devices Incorporating Undoped (Dry) SiO₂ Channel Dielectric," Final Report, Contract No. NO0014-75-C-1101, for DNA/Office of Naval Research (Oct. 1976).
- 3. "Manufacturing Methods for Silicon Devices on Insulating Substrates," Technical Report AFML-IR-516-3, p. 17 (Oct. 31, 1976).
- 4. J. J. Fabula and S. Cohen, "Radiation-Hardened CMOS Process," a paper presented at the IEEE Nuclear and Space Radiation Effects Conf., San Diego, CA, July 27-30, 1976.
- 5. E. E. King and R. L. Martin, "Effects of Total-Dose Ionizing Radiation on the 1802 Microprocessor," IEEE Trans. Nuclear Sci. NS-24(6), 21-27 (Dec. 1977).

DISTRIBUTION LIST

ASSISTANT TO THE SECRETARY OF DEFENSE ATTN EXECUTIVE ASSISTANT ATOMIC ENERGY WASHINGTON, DC 20301

DIRECTUR DEFENSE NUCLEAR AGENCY ATTN TITL WASHINGTON. DC 20305

DIRECTUR BHD ADVANCED TECHNOLOGY CENTER ATTN ATC-T HUNTSVILLE OFFICE DEPARTMENT OF THE ARMY P 0 80X 1500 HUNTSVILLE, AL 35807

DEFENSE COMMINICATIONS ENGINEER CENTER DIRECTOR DEFENSE NUCLEAR AGENCY ATTN CODE P410 1860 WIEHLF AVENUE RESTON VA 22090

ATTN RAEV WASHINGTON. DC 20305 COMMANDER BMD SYSTEMS COMMAND ATTN BMDSC-H# DEPARTMENT OF THE ARMY P 0 ROX 1500 HUNTSVILLE, AL 35807

DEFENSE COMMUNICATIONS FNGINFER CENTER ATTN CUDE 8720 C STANSBERPY FIELD COM ATTN FCPR RESTOR* VA 22090 DEFENSE N

FIELD COMMAND ATTN FCPR DEFENSE NUCLEAR AGENCY KIRTLAND AFR. NM 87115

COMMANDER CUMMANUEN
FORT HUACHIICA
ATTN TECH REF DIV
DEPARTMENT OF THE ARMY
FORT HUACHIICA, AZ 85613

DEFENSE DOCHMENTATION CENTER ATTN DO CAMERON STATION ALEXANUPIA. VA 22314

CHIEF
FIELD COMMAND
ATTN FCPRL
DEFENSE NUCLEAR AGENCY
LIVERHORE CIVISION P 0 80× 80A L-317 LIVERMURE, CA 94550

COMMANDER HARRY DIAMOND LABORATORIES ATTN J THOMPKINS
DEPARTMENT OF THE ARMY
2800 POWDER MILL ROAD
ADELPHI, MD 20783

COMMANDER
DEFENSE ELECTRONIC SUPPLY CENTER ATTN DESC-FCS 1507 WILMINGTON PIKE DAYTON OH 45401

JOINT CHIEFS UF STAFF ATTN J-3 WWMCCS EVALUATION OFFICE WASHINGTON, DC 20301

COMMANDER HARRY DIAMOND LABORATORIES DEPARTMENT OF THE ARMY 2800 POWDER MILL ROAD ADELPHI, MD 20783

DIRECTOR
DEFENSE INTELLIGENCE AGENCY ATTN DT-18 WASHINGTON. DC 20301

NATIONAL COMMUNICATIONS SYSTEM ATTN NCS-TS D BODSON OFFICE OF THE MANAGER DEPARTMENT OF DEFENSE WASHINGTON, DC 20305

COMMANDER COMMANDER
HARRY DIAMOND LABORATORIES
ATTN DELHO-M-EHA J MILETTA
DEPARTMENT OF THE ARMY
2800 POWDER MILL ROAD
ADELPHI, MD 20783

DIRECTOR DEFENSE INTFLLIGENCE AGENCY ATTN DB-4C MASHINGTON, DC 20301

DIRECTOR
NATIONAL SECURITY AGENCY
ATTN R*52 N VAN GUNTEN
DEPARTMENT OF DEFENSE
FORT GEORGE & MEADE, MD 20755

COMMANDER HARRY DIAMOND LABORATORIES ATTN DELHO-N-RBA J ROSADO DEPARTMENT OF THE ARMY 2800 POWDER MILL ROAD ADELPHI, MD 20783

DIRECTOR DEFENSE NUCLEAR AGENCY ATTN STOA WASHINGTON. DC 20305

UNDER SECY OF DEF FOR RSCH & ENGRG ATTN STRATEGIC & SPACE SYSTEMS (OS) DEPARTMENT OF DEFENSE WASHINGTON, DC 20301

COMMANDER
HARRY DIAMOND LABORATORIES
ATTN DELHO-N-RBH J MCGARRITY
DEPARTMENT OF THE ARMY 2800 POWDER MILL ROAD ADELPHI, MD 20783

DIRECTOR DEFENSE MUCLEAR AGENCY ATTN DOST WASHINGTON. DC 20305

DIRECTOR BHD ADVANCED TECHNOLOGY CENTER ATTN ATC-O F HOKE HUNTSYILLE OFFICE DEPARTMENT OF THE ARMY P 0 BOX 1500 HUNTSVILLE, AL 35807

COMMANDER COMMANDER
MARRY DIAMOND LABORATORIES
ATTN DELMD-M-RRG
DEPARTMENT OF THE ARMY
2800 POWDEP MILL ROAD
ADELPHI, NO 20783 1

The state of the s

COMMANDER
U.S. ARMY ARMAMENT RESEARCH & DEVELOPMENT CO. U.S. ARMY COMMUNICATIONS SYS AGENCY
ATTN DRBAR-LCN-F. DOVER. NJ 07801 FORT HONHOUTH, NJ 07703

DIRECTOR
U.S. ARMY TRADOC SYSTEMS APALYSIS ACTIVITY ATTN ATAA-TEC O MILLER WHITE SANDS HISSILE RANGE, NM #8002

U S ARMY COMMUNICATIONS RED COMMAND ATTN DRSEL-NL-RO R BROWN FORT HUNHOUTH NJ 07703

COMMANDER U S ARMY INTELLIGENCE & SEC CHD ATTN IARDA- 5 R BURKHARDT ARLINGTON HALL STATION 4000 ARLINGTON BLVD ARLINGTON. VA 22212

COMMANDER U S ARMY TRAINING AND DOCTRINE COMD ATTN ATORI-CP-SW FORT MUNROE. VA 23651

U S ARMY COMMUNICATIONS RED COMMAND ATTH DRSEL-TL-MD HR GAULE FORT MONMOUTH, NJ 07703

COMMANDER
U S ARMY MATERIAL & MECHANICS RSCH CTR
ATTN DRXMR-HH J DIGNAM
WATERTOWN, MA 02172

PROJECT MANAGER XM-1 TANK SYSTEM ATTN DRCPM-GCM-SW DEPARTMENT OF THE ARMY 28150 DEQUINDRE WARREN. MI 48092

U S ARMY COMMUNICATIONS RED COMMAND ATTN DRSEL-CT-HDK A COHEN FORT HONHOUTH, NJ 07703

COMMANDER
U.S. ARMY MISSILE MATERIAL READINESS COMMANDER
ATTN HAWK PROJECT OFFICER DRCPM-HAER
REDSTONE ARSENAL, AL 35809

U S ARMY COMMUNICATIONS RED COMMAND ATTN DELET-IR E HUNTER FORT MONMOUTH? NJ 07703

COMMANUER
U.S. ARMY MISSILE RED. COMMAND
ATTN DRCPM-PE-EA W WAGNER
REDSTONE ARSENAL* AL 35609

NAVAL AIR SYSTEMS COMMAND ATTN AIR 350F WASHINGTON, DC 21360

COMMANDER CUMMANUER
WARRY DIAMOND LABORATORIES
ATTN DELHD-N-EM CHIEF LAB 1000
DEPARTMENT OF THE ARMY
2800 POWDEP MILL ROAD
ADELPHI, MD 20783

COMMANDER IS ARMY MOPILITY EQUIP RED CHD ATTN DROME-F , 1 BOND JR FORT BELVOIP VA 22060

COMMANDER
NAVAL AIR SYSTEMS COMMAND
ATTN AIR 310
WASHINGTON, DC 21360

COMMANDER
REDSTONE SCIENTIFIC INFORMATION CTR
ATTN DROMI-TOD
U S ARMY REN COMMAND
REDSTONE APSENAL, AL 35009

COMMANDER U S ARMY NIGHT VISION LABORATORY ATTN DRSEL-HV-SD J CARTER FORT BELVOIR+ VA 22060

COMMANDING OFFICER NAVAL AVIONICS FACILITY ATTH BRANCH 942 D REPASS 21ST AND ARLINGTON AVENUE INDIANAPOLIS. IN 46218

US ARMY ARMAMENT RESEARCH & DEVELOPMENT COMMANDER ATTN DROAR-135 NO. 59

DOVER- NJ 07801

COMMANDER US ARMY NATTN DRSE

U S ARMY NIGHT VISION LABORATORY ATTN DRSEL-NV-SD A PARKER FORT BELVOIR, VA 22060

COMMANDER NAVAL ELECTPONIC SYSTEMS COMMAND ATTN NAVELEX 51024 C WATKINS WASHINGTON, DC 20360

COMMANDER
U.S. ARMY ARMAMENT RESEARCH & DEVELOPMENT OF COMMANDER
ATTN DRDAR-LCA-PD
OUVER: NJ 07801 U.S. ARMY II.

U S ARMY MICLEAR & CHEMICAL AGENCY ATTN LIBRARY
7500 BACKLICK ROAD
RUILDING 2073
SPRINGFIELD, VA 22150

COMMANDER II S ARMY TEST AND EVALUATION COMD ATTN DESTE-FL ABERDEEN PROVING GROUND. MD 22005

U S ARMY APPAMENT RESEARCH & "EVELOPMENT COMMANDER ATTN DRDAR-TSI-E A GRINOCH U S ARMY TOUTH OF THE STATE OF IS ARMY TEST AND EVALUATION COND ATTN DRSTE-FA ABERNEEN PROVING GROUND, MD 21005

And the state of t

COMMANDER
NAVAL ELECTRONIC SYSTEMS COMMAND
ATTN CODE 50451
WASHINGTON, DC 20340

COMMANDING OFFICER
NAVAL RESEARCH LABORATORY
ATTN CODE 5210 J DAYEY
WASHINGTON, DC 20375

OFFICER IN CHARGE
WHITE DAK LABORATORY
ATTN CODE F30
NAVAL SURFACE HEAPONS CENTER
SILVER SPRING, MD 20910

COMMANDER
NAVAL ELECTRONIC SYSTEMS COMMAND
ATTN PME 117-21
WASHINGTON, DC 20360

COMMANDER
NAVAL SEA SYSTEMS COMMAND
ATTN SEA-04531
WASHINGTON, DC 20362

OFFICER IN CHARGE
WHITE UAK LABORATORY
ATTN CODE F31
NAVAL SURFACE MEAPONS CENTER
SILVER SPRING, MD 20910

COMMANDING OFFICER
NAVAL INTELLIGENCE SUPPORT CTR
ATTN NISC LIBRARY
4301 SUITLAND ROAD, RLDG 5
WASHINGTON, DC 20390

COMMANUER NAVAL SHIP ENGINEERING CENTER ATTN CODE 617402 WASHINGTON, DC 20362

COMMANDER
AERONAUTICAL SYSTEMS DIVISION» AFSC ATTN ASD/ENESS P MARTH WRIGHT-PATTERSON AFR, OH 45333

COMMANDER NAVAL OCEAN SYSTEMS CENTEP ATTN CUDE 4471 (TECH LIR) SAN DIEGO, CA 92152 COMMANDER
NAVAL SURFACE MEAPONS CENTER
ATTN CODE G-35 M MOLT
DAHLGREN, VA 22448

COMMANDER AERONAUTICAL SYSTEMS DIVISION, AFSC ATTN ENACC R FISH HRIGHT-PATTERSON AFR, OH 45333

SUPERINTENDENT NAVAL POSTGRADUATE SCHOOL ATTN CODE 0142 LIBRARY MUNTEREY, CA 93940 COMMANDING OFFICER
NAVAL MEAPONS EVALUATION FACILITY
ATTN CODE AT-6
KIRTLAND AIR FORCE BASE
ALBUQUERQUE, NM 87117

COMMANDER AERONAUTICAL SYSTEMS DIĢISION» AFSC ATTN ASD-YM-EX J SUNKES WRIGHT-PATTERSON AFB, OH 45333

COMMANDING OFFICER
MAYAL RESEARCH LABORATORY
ATTN COME 6401 E HOLICKI
WASHINGTON, DC 20375

COMMANDING OFFICER
NUCLEAR HEAPONS THE CENTER PACIFIC
ATTH CODE 32
DEPARTMENT OF THE NAVY
NAVAL AIR STATION, NORTH ISLAND
SAN DIEGO, CA 92135

AIR FORCE AERO-PROPULSION LABORATORY ATTN POE-2 J WISE WRIGHT-PATTERSON AFR: OH 45433

COMMANUTING OFFICER
NAVAL RESEARCH LABORATORY
ATTN CORE 5216
WASHINGTON, DC 20375

DIRECTOR STRATEGIC SYSTEMS PROJECT OFFICE ATTN NSP-2701 J PITSENBERGER DEPARTMENT OF THE NAVY WASHINGTON, DC 20376 ATTN DH LTC MCKENZIE WRIGHT-PATTERSON AFB. OH 45433

AIR FORCE AVIONICS LABORATORY ATTN DHE-2 WRIGHT-PATTERSON AFR: DH 45433

AIR FORCE AVIONICS LABORATORY

COMMANUING OFFICER
NAVAL RESEARCH LABORATORY
ATTN CODE 2827
WASHINGTON, DC 20375

DIRECTUR STRATEGIC SYSTEMS PROJECT CFFICE ATTN NSP-230 D GOLD NEPARTMENT OF THE NAVY WASHINGTON, DC 20376

AIR FORCE GEOPHYSICS LABORATORY ATTN SULL 5-29 HANSCOM AFR. MA 01731

COMMANDING OFFICER
NAVAL RESEARCH LABORATORY
ATTN CODE 6624 J RITTER
WASHINGTON, DC 20375

DIRECTOR STRATEGIC SYSTEMS PROJECT OFFICE ATTN NSP-27334 B HAHN DEPARTHENT OF THE NAVY WASHINGTON, DC 20376 AIR FORCE MATERIALS LABORATORY ATTN LTE WRIGHT-PATTERSON AFR: OH 45433 HEADQUARTERS
AIR FONCE SYSTEMS COMMAND
ATTO DLW
ANDRENS AFR
WASHINGTON, DC 20334

COMMANDER

ROME AIR DEVELOPMENT CENTER, (TSLD)

ATTN REEP C LANE
GRIFFISS AFR. NY 13441

COMMANDANT
3416TH TECHNICAL TRAINING SQUADRON (ATC)
ATTN TTy
AIR TRAINING COMMAND
DEPARTMENT OF THE AIR FORCE
KIRTLAND AFR, NM 87117

AIR FORCE TECHNICAL APPLICATIONS CENTER COMMANDER ATTN TES M SCHWEIDER POME AID TO ATTN PHOAD

COMMANDER
POHE AIR DEVELOPMENT CENTER, (TSLD)
ATTN REPAC I KRULAC
GRIFFISS AFR. NY 13441

DEPARTMENT OF ENERGY ATTN DOC COM FOR WSSB/OSD R SMAY ALBUQUERQUE OPERATIONS OFFICE P O ROX 5400 ALBUQUERQUE, NM 87115

AIR FORCE WEAPONS LABORATORY ATTN R MAIER KIRTLAND AFR. NM 87117 COMMANDER
ROME AIR DEVELOPMENT CENTER. AFBC
ATTN ESE A KAHAN
ANSCOM AFR. HA 01731

NFFICE OF MILITARY APPLICATION ATTN DUC COM FOR CLASSIFIED LIBRARY DEPARTMENT OF ENERGY WASHINGTON, DC 20545

AIR FORCE WEAPONS LABORATORY ATTN J MULLIS KIRTLAND AFB, NM 87117 SPACE & MISSILE SYSTEMS OPERANIZATION/MN ATTN MNNH AIR FORCE SYSTEMS COMMAND NORTON AFB. CA 92409

CENTRAL INTELLIGENCE AGENCY ATTN RD/SI PM 5648 HO BLDG ATTNI RD/SI, RM 5648, HO BLDG WASHINGTON, DC 20505

AIR FOHCE WEAPONS LABORATORY ATTN ELP TREE SECTION KIRTLAND AFR. NM 87117

SPACE & MISSILE SYSTEMS OPGANIZATION/MN ATTN MNNG AIR FORCE SYSTEMS COMMAND NORTON AFB, CA 92409

DEPARTMENT OF TRANSPORTATION
ATTN ARD-350
FEDERAL AVIATION ADMINISTRATION
HEADQUARTERS SEC DIV. ASE-300
A00 INDEPENDENCE AVENUE, SM
WASHINGTON, DC 20591

AIR FORCE WEAPONS LABORATORY ATTN EL C PAUM KIRTLAND AFR: NM 87117

SPACE & MISSILE SYSTEMS OPGANIZATION/RS ATTN RSMG E COLLIER AIR FORCE SYSTEMS COMMAND POST OFFICE BOX 92960 WORLDMAY POSTAL CENTER LOS ANGELES, CA 90009

AEROJET ELECTRO-SYSTEMS CO. ATTN SV/8711/70 DIV OF AEROJET-GENERAL CORP. P O BOX 296. 1100 W HOLLYVALE DRIVE AZUSA. CA 91702

AIR FORCE WEAPONS LABORATORY ATTN SUL KIRTLAND AFP, NM 87117

SPACE & HISSILE SYSTEMS OPGANIZATION/SK ATTN SKF P STADLER AIR FORCE SYSTEMS COMMAND POST OFFICE ROX 92960 WORLDMAY POSTAL CENTER LOS ANGELES, CA 90009

AEROSPACE CORP. ATTN V JOSEPHSON P O BOX 92957 LOS ANGELES. CA 90009

AIR FORCE WEAPONS LABORATORY ATTN SUL KIRTLAND AFF. NM 87117

SPACE & MISSILE SYSTEMS ORGANIZATION/NA ATTN YAS AIR FORCE SYSTEMS COMMAND POST OFFICE BOX 92960 WORLDWAY POSTAL CENTER LOS ANGELES, CA 90009

AEROSPACE CORP. ATTN R CROLIUS P O BOX 92957 LOS ANGELES, CA 90009

HEADQUAPTERS ELECTRUNIC SYSTEMS DIVISION, AFRC ATTN ESP/INC HANSCOM AFR, MA 01731 STRATEGIC AIR COMMAND/XPFS ATTN XPFS M CARRA DEPARTMENT OF THE AIR FORCE OFFUTT AFB, NB 68113 AERDSPACE CORP. ATTN I GARFUNKEL P O ROX 92957 LOS ANGELES. CA 90009

COMMANDER
FOREIGN TECHNOLOGY DIVISION. AFSC
ATTN TGTO B RALLARD
WRIGHT-PATTERSON AFP. OH 45433

STRATEGIC AIR COMMAND/XPFS ATTN NRI-STINFO LIBRARY DEPARTMENT OF THE AIR FORCE OFFUTT AFB, NB 68113 AEROSPACE COPP. ATTN S BOWER P O ROX 92957 LDS ANGELES, CA 90009 AEROSPACE CORP. ATTN W WILLIS P O BOX 92957 LOS ANGELES. CA 90009

PUEING CO. ATTN R CALOWFLL P O ROX 3707 SEATTLE, MA 98124 DIKEMOON INDUSTRIES, INC. ATTN L NAVIS 1009 BRADBURY DRIVE, SE ALBUQUERQUE, NM 87106

AEROSPACE COPP. ATTN J REINHEIMER P D ROX 92957 LOS ANGELES, CA 90009

ROEING CO. ATTN H MICKLEIN P O ROA 3707 SEATTLE, WA 98124 E-SYSTEMS, INC. ATTH R FRENCH ECI DIVISION P O BOX 12246 ST PETERSBURG, FL 33733

AVCO RESEARCH & SYSTEMS GROUP ATTN W BRODING 201 LOWELL STREET WILMINGTON, MA 01887

ROOZ-ALLEN AND HAMILTON, INC. ATTN R CHRISNER 776 SHREWSRURY AVENUE TINTON FALLS, NJ 07724 E-SYSTEMS, INC. ATTN DIVISION LIBRARY GREENVILLE DIVISION P O ROX 1056 GREENVILLE, TX 75401

RATTELLE MEMORIAL INSTITUTE ATTN D HAMMAN 505 KING AVENUE COLUMBUS, OH 43201

RURROUGHS CORP.

ATTN PRODUCT EVALUATION LABORATORY
FEDERAL AND SPECIAL SYSTEMS GROUP
CENTRAL AVE AND ROUTE 252
P O POX 517
PAGLI PA 19301

EFFECTS TECHNOLOGY, INC. ATTN E STEELE 5383 HOLLISTER AVENUE SANTA BARRARA, CA 93111

BATTELLE MEMORIAL INSTITUTE ATTN R BLAZFK. 505 KING AVENUE COLUMBUS, OH 43201

CALIFORNIA INSTITUTE OF TECHNOLOGY ATTN A STANLEY JET PROPULSION LAB 4800 OAK GROVE DRIME PASADENA, CA 91103 EX-CAL, INC. ATTN R DICHHAUT FIRST NATIONAL BLDG. E SUITE 1516 ALBUQUERQUE, NM 87108

BDM COMP. ATTN D ALEXANDER P O BOX 9274 ALBUQUERQUE INTERNATIONAL ALBUQUERQUE, NM 87119

CALIFORNIA INSTITUTE OF TECHNOLOGY ATTN J BRYDEN JET PROPULSTON LAB 4800 OAK GROVE DRIVF PASADENA. CA 91103 FAIRCHILD CAMERA AND INSTRUMENT CORP. ATTN SEC COM FOR D MYERS 464 ELLIS STREET MOUNTAIN VIEW+ CA 94040

RDM CORP.
ATTN MARKETING
P O ROX 9274
ALBUQUERQUE INTERNATIONAL
ALBUQUERQUE, NM 87119

CHARLES STARK DRAPER LAB, INC. ATTN R HALTHAIER 555 TECHNOLOGY SQUARE CAMBRIDGE, MA 02139 FAIRCHILD INDUSTRIES, INC. ATTH B PATTON SHERMAN FAIPCHILD TECHNOLOGY CENTER 20301 CENTURY BLVD GERMANTONN, MD 20767

BENDIX CORP.
ATTN DOCUMENT CONTROL
COMMUNICATION DIVISION
F JOPPA ROAD
RALTIMURE, MD 21204

CHARLES STARK DRAPER LAB, INC. ATTN P KELLY 555 TECHNOLOGY SQUARE CAMBRIDGE, MA 02139 FLORIDA, UNIVERSITY OF ATTN H SISLER ATTN: SECURITY OFFICER P O 80X 284 GAINESVILLE, FL 32601

RENDLY CORD. ATTN M FRAUE RESEARCH LABORATORIES DIVISION RENDLY CENTER SUUTHFIELD. MI 48075

COMPUTER SCIENCES CORP. ATTN A SCHIFF 1400 SAN MATED BLVD. SE ALBUQUERQUE. NM 87108 FORD AEROSPACE & COMMUNICATIONS CORP. ATTN E PONCELET JR FORD & JAMPOREE ROADS NEWPORT REACH, CA 92663

ATTN 88-38 P O BOX 3707 SEATTLE, PA 96124 CUTLER MAMMER, INC. ATTN A ANTHONY AIL DIVISION COMAC ROAD DEER PARK, NY 11729 FORD AEROSPACE & COMMUNICATIONS CORP. ATTN K ATTINGER FORD & JAHANREE ROADS NEWPORT BEACH. CA 92663

FORD AEROSPACE & COMMUNICATIONS CORP. ATTN TECHNICAL INFORMATION SERVICES FORD & JAHROREE ROADS NEMPORT BEACH, CA 92663

GENERAL ELFCTRIC CO. ATTH J PEDEN SPACE DIVISION VALLEY FORGE SPACE CENTER P 0 80× 8555 PHILADELPHIA. PA 19101

GENERAL ELECTRIC CO.-TEMPO ATTN DASTAC CENTER FOR ADVANCED STUDIES 816 STATE STREET (P O DRAMER QQ) SANTA MARBARA, CA 93102

FORD AEROSPACE & COMMUNICATIONS CORP.

ATTN D MCMORROW
3939 FARIAN WAY
PALO ALTO, CA 94303

FORD SPACE DIVISION
VALLEY FORGE SPACE CENTER
P. BOX 8555

PHILADEL PHIA. PA 19101

GENERAL ELFCTRIC CO.-TEMPO ATTN R RUTHEPFORD
CENTER FOR ADVANCED STUDIES
816 STATE STREET (P 0 DRAWER 00)
SANTA BARBARA. CA 93102

FORD AEROSPACE & COMMUNICATIONS CORP. GENERAL ELECTRIC CO. ATTH TECHNICAL LIBRARY 3939 FABIAN WAY PALO ALTO. CA 94303

ATTN J PALCHEFSKY JR RE-ENTRY & FNVIRONMENTAL SYSTEMS DIV P 0 ROX 7727 3198 CHESTNIT STREET PHILADELPHIA, PA 19101

GENERAL ELFCTRIC CO.-TEMPO ATTN H ESPIG CENTER FOR ADVANCED STUDIES 816 STATE STREET (P O DRAMER 90) SANTA BARBARA, CA 93102

FORD AEROSPACE & COMMUNICATIONS CORP. GENERAL ELECTRIC CO. ATTH E HAHM PALO ALTO. CA 94303

ATTN W PATTERSON RE-ENTRY & ENVIRONMENTAL SYSTEMS DIV P O BOX 7722 3198 CHESTNUT STREET PHILADELPHIA. PA 19101

GENERAL ELFCTRIC CO.-TEMPO ATTH M MCHAMARA
CENTER FOR ADVANCED STUDIES
816 STATE STREET (P O DRAHER 90)
SANTA BARBARA, CA 93102

FRANKLIN INSTITUTE ATTH R THOMPSON 20TH STREET AND PARKWAY PHILANELPHIA. PA 19103

GENERAL ELECTRIC CO. ATTN R BENEDICT RE-ENTRY & FNVIRONMENTAL SYSTEMS DIV P 0 ROX 7722 3198 CHESTNUT STREET PHILADELPHIA. PA 19101

GENERAL ELFCTRIC CO.-TEMPO ATTN DASIAC ALEXANDRIA OFFICE MUNTINGTON RUILDING, SUITF 300 2560 HUNTINGTON AVENUE ALEXANDRIA, VA 22303

GARRETT CORP. ATTN R WEIR 2525 W 190TH STREET TORRANGE, CA 90509 GENERAL ELECTRIC CO. ATTN TECHNICAL LIBRARY RE-ENTRY & ENVIRONMENTAL SYSTEMS DIV P 0 BOX 7722 3198 CHESTNUT STREET PHILADELPHIA: PA 19101

GENERAL RESFARCH COPP. ATTN TECHNICAL INFORMATION OFFICE SANTA BARBARA DIVISION P O BOX 6770 SANTA BARBARA, CA 93111

GENERAL ELECTRIC CO. ATTH J ANDREWS SPACE DIVISION VALLEY FORGE SPACE CENTER PHILADELPHIA. PA 19101

GENERAL ELECTRIC CO. ATTN J REINL ORDNANCE SYSTEMS 100 PLASTICS AVENUE PITTSFIELD, MA 01201

GEORGIA INSTITUTE OF TECHNOLOGY ATTN RES & SEC COORD FOR H DENNY (UNCLASS O OFFICE OF CONTRACT ADMINISTRATION ATTN: RSCH SECURITY COORDINATOR ATLANTA, GA 30332

GENERAL ELECTRIC CO. ATTN L SIVE SPACE DIVISION VALLEY FORGE SPACE CENTER P 0 80× 8555 PHILADELPHIA. PA 19101 GENERAL ELECTRIC CO. ATTH R HELLEN . ATTH R HELLEN . BIRCRAFT ENGINE BUSINESS GROUP EVENDALE PLANT, INT HMY 75 S CINCINNATI, OH 45215

GOODYEAR AFROSPACE CORP. ATTH SECURITY CONTROL STATION ARIZONA DIVISION LITCHFIELD PARK, AZ 85340

GENERAL ELECTRIC CO. ATTH D TASCA SPACE DIVISION VALLEY FORGE SPACE CENTER P 0 80× 8555 PHILADELPHIA. PA 19101

GENERAL ELFCTRIC CO. ATTH C HEWISON AEROSPACE FLECTRONICS SYSTEMS FRENCH ROAD UTICA, NY 13503

GTE SYLVANIA. INC. ATTN L BLAISDELL ELECTRONICS SYSTEMS GRP-EASTERN DIV PT A STREET NEEDHAM, MA 02194

GTE SYLVANIA, INC. ATTN C THORNHILL ELECTRONICS SYSTEMS GRP-EASTERN DIV 77 A STREET NEEDMAM, MA 02194

HUGHES AIRCRAFT CO. ATTN K HALKFR CENTINELA AND TEALE CULVER CITY. CA 90230 IRT CORP. ATTN R MERT? P O BOX 81087 SAN DIEGO. CA 92138

GTE SYLVANTA, INC. ATTN P FREDRICKSON 189 B STREET NEEDHAM HEIGHTS, MA 02194

HUGHES AIRCRAFT CO. ATTN J SINGLETARY CENTINELA AMO TEALE CULVER CITY. CA 90230 IRT CORP. ATTN MDC P O BOX 81087 SAN DIEGO, CA 92138

GTE SYLVANIA. INC. ATTN J WALDRON 189 R STREET NEEDHAM HEIGHTS. MA 02194 HUGHES AIRCRAFT CO. ATTN D RINDER CENTINELA AMO TEALE CULVER CITY. CA 90230 IRT CORP.
ATTN SYSTEMS EFFECTS DIVISION
P O BOX 610A7
SAN DIEGO. CA 92138

HARRIS CORP. ATTN N ABARE ELECTRONICS SYSTEMS DIVISION P O BOX 37 MELBOURNE. FL 32901 HUGHES AIRCRAFT CO. ATTN E SMITH EL SEGUNDO SITE P O BOX 92919 LOS ANGELES. CA 90009 JAYCOR ATTN R SULLIVAN 205 S WHITING STREET, SUITE 500 ALEXANDRIA, VA 22304

MARRIS CORP. ATTN C DAVIS ELECTRONICS SYSTEMS DIVISION P O BOX 37 MELBOURÑE, FL 32901 IBM CORP. ATTN ELECTROMAGNETIC COMPATABILITY ROUTE 170 OMEGO. NY 13827 JOHNS HOPKINS UNIVERSITY ATTN P PARTPIDGE APPLIED PHYSICS LAB JOHNS HOPKINS ROAD LAUREL, MD 20810

MARRIS CORP.
ATTN MGR LTNEAR ENGINEERING
HARRIS SEMICONDUCTOR DIVISION
P O BOX 563
MELBOURNE, FL 32901

IBM CORP. ATTN MONO MEMORY SYSTEMS ROUTE 170 OMEGO, NY 13827 KAMAN SCIENCES CORP. ATTN PRESIDENT P 0 BOX 7463 COLORADO SPRINGS. CO 80933

MARRIS CORP.
ATTN MNGR RIPOLAR DIGITAL ENG MARRIS SEMICONDUCTOR DIVISION P O BOX 403.
MELBOURNE, FL 32901

INSTITUTE FOR DEFENSE ANALYSES ATTN TECH INFO SERVICES 400 ARMY-NAVY DRIVE ARLINGTON, VA 22202 KAMAN SCIENCES CORP. ATTN DIR SCIENCE & TECHNOLOGY DIV P O BOX 7463 COLORADO SPRINGS> CO 80933

MAZELTINE CORP. ATTN M WAITE PULASKI ROAN GREENLAWN, NY 11740 INTERNATIONAL TEL & TELEGRAPH CORP. ATTN DEPT 608 500 WASRINGTON AVENUE NUTLEY! NJ 07110

KAMAN SCIENCES CORP. ATTN W WARE P O BOX 7463 COLORADO SPRINGS. CO 80933

HONEYWELL, INC. ATTN HS 725-5 AVIONICS DTVISION 13350 U S HIGHWAY 19, N ST PETERSHURG, FL 33733 ION PHYSICS CORP. ATTH R EVANS S BEOFORD STREET BURLINGTON, MA 01803 KAMAN SCIENCES CORP. ATTN W RICH P O BOX 7463 COLORADO SPRINGS, CO 80933

HUGHES AIRCRAFT CO. ATTN CTDC 6/E110 CENTINELA AND TEALE CULVER CITY. CA 90230 IRT CORP.
ATTN PHYSICS DIVISION
P D BOX 81087
SAN DIEGO, CA 92138

KAMAN SCIENCES CORP. ATTN J LUBELL P O BOX 7463 COLORADO SPRINGS, CO 80933

The state of the s

LAWRENCE LIVERMORE LABORATORY ATTN DOC COM FOR L-153 D MEEKER (CLASS 1-47 UNIVERSITY OF CALIFORNIA 0 80% 808 LIVERHORE. CA 94550

MARTIN MARIETTA CORP. ATTN TIC/MP-30 ORLANDO DIVISION P O ROX 5837 ORLANDO, FL 32805

NATIONAL ACADEMY OF SCIENCES ATTN R SHANF HATIONAL MATERIALS ADVISORY RBARD 2101 CONSTITUTION AVENUE, NW WASHINGTON, DC 20418

LAWRENCE LIVERMORE LABORATORY ATTH DOC CON FOR TECHNICAL INFORMATION UNIVERSITY OF CALIFORNIA P 0 80× 80A LIVERMORE. CA 94550

MARTIN MARIFTTA CORP. ATTN RESEARCH LIBRARY DENVER DIVISION P 0 BOX 179 DENVER CO 80201 NEW MEXICO. UNIVERSITY OF ATTN H SOUTHWARD ELECTRICAL FNGINEERING & COMPUTER SCIENC ALBUQUERQUE. NH 87131

LAWRENCE LIVERMORE LABORATORY ATTN DOC COM FOR L-156 R KALIBUTAN UNIVERSITY OF CALIFORNIA P 0 80% 808 LIVERHURE. CA 94550

MARTIN MARIETTA CORP. ATTN P KASF DENVER DIVISION P 0 80% 179 DENVER CO 80201

NORTHROP CORP. ATTH J SROUR NORTHROP RESEARCH & TECHNOLOGY CTR 1 RESEARCH PARK PALOS VERDES PENINSULA. CA 90274

LITTON SYSTEMS. INC. ATTN J RETZLER
GUIDANCE & CONTROL SYSTEMS DIVISION
9500 CANOGA AVENUE
MODDLAND HILLS. CA 91364

MCDONNELL DOUGLAS CORP. ATTN T ENDER P 0 80% 516 ST LOUIS: MO 63166

NORTHROP CORP. ATTN D CURTIS JR NORTHROP RESEARCH & TECHNOLOGY CTR 1 RESEARCH PARK PALOS VERDES PENINSULA. CA 90874

LITTON SYSTEMS. INC. ATTH V ASHRY
QUIDANCE & CONTROL SYSTEMS DIVISION 9500 CANOGA AVENUE WOODLAND HTLLS, CA 91364

MCDONNELL DOUGLAS CORP. P D BOX 516 ST LOUIS. MO 63166

NORTHROP COPP. ATTH D STROREL ELECTRONIC DIVISION 2901 H 120TH STREET HANTHORNE, CA 90250

LOCKHEED MISSILES & SPACE CO. THC. ATTN D HOLFHARD P O BOX 504 SUNNYVALE, CA 94086

MCDONNELL DOUGLAS CORP. ATTH P ALBRECHT 5301 BOLSA AVENUE HUNTINGTON REACH, CA 92647

OKLAHOMA. UNIVERSITY OF ATTN R HOOD RESEARCH INSTITUTE 1808 NEWTON DRIVE NORMAN OK 73069

LOCKHEED MISSILES & SPACE CO. . THE. ATTN L ROSST SUNNYVALE. CA 94086

MISSION RESFARCH CORP. ATTN M VAN RLARICUM P D DRAWER 719 SANTA BARBAPA, CA 93102 PALISADES INST FOR RSCH SFRVICES. INC. ATTH SECRETARY 201 VARICK STREET NEW YORK, NY 10014

1

LOCKHEED MISSILES & SPACE CO. TNC. ATTN E SMITH SUNNYVALE. CA 94086

MISSION RESFARCH CORP. ATTN D MEREWETHER EM SYSTEM APPLICATIONS DIVISION 1400 SAN MATED BLVD. SE. SUITE A ALBUQUERQUE. NM 87108

PHYSICS INTERNATIONAL CO. ATTN DIVISION 6000 2700 MERCED STREET SAN LEANDRO. CA 94577

LOCKHEED MISSILES & SPACE CO. THE. ATTN B KIMHPA P O BCX 504 SUNNYVALE, CA 94086

MISSION PESEARCH CORP. - SAN DIEGO ATTN V VAN LINT P 0 80% 1209 LA JOLLA, CA 92038

PHYSICS INTERNATIONAL CO. ATTN J SHEA 2700 MERCEN STREET SAN LEANDRO. CA 94577

LOCKHEED MISSILES AND SPACE CO.. INC. ATTN REPORTS LIBRARY 3251 HANDVFR STREET PALO ALTO. CA 94304

LA JOLLA . CA 92038

MISSION RESEARCH CORP. SAN DIEGO R & D ASSOCIATES
ATTN J RAYMOND ATTN S ROGERS
P O BOX 1200 P O BOX 9695
LA JOLLA, CA 92038 MARINA DEL REY, CA 90291

M. I.T. LINCOLN LAR ATTN LIRPADY A-082 P O ROX 73 LEXINGTON, MA 02173 R & D ASSOCIATES ATTN N MARZAS P O BOX 9695 MARINA DEL REY, CA 90291 RESEARCH TRIANGLE INSTITUTE ATTN M SIMONS JR P O BOX 12194 RESEARCH TRIANGLE PARK, NC 27709

SCIENCE APPLICATIONS, INC. ATTN N BYRN HUNTSVILLE DIVISION 2109 H CLINTON AVENUE SUITE 700 HUNTSVILLE, AL 35805

R & D ASSOCIATES ATTN C MACHINALD P O BOX 9695 MARINA DEL REY: CA 90291

ROCKWELL INTERNATIONAL CORP. ATTN J BELL P O BOX 3175 ANAHEIM, CA 92803 SCIENCE APPLICATIONS, INC. ATTN W CHADSEY 8400 WESTPARK DRIVE MCLEAN, VA 22101

RAND CORP. ATTN C CRAIN 1700 MAIN STREET SANTA MONICA, CA 90406

ROCKWELL INTERNATIONAL COPP. ATTN K HULL P O BOX 3105 ANAHEIM, CA 92803 SINGER CO. ATTN TECHNICAL INFORMATION CENTER DATA SYSTEMS 150 TOTBMA ROAD WAYNE, NJ 07470

RAYTHEON CO. ATTN G JOSHI HARTHELL ROAD BEDFORD, MA 01730 ROCKWELL INTERNATIONAL CORP. ATTN N RUDIE P O BOX 3105 ANAMEIM, CA 92803

SPERRY RAND CORP. ATTH ENGINEERING LABORATORY SPERRY MICROMAVE ELECTROMICS P 0 80% 4648 CLEARWATER, FL 33518

RAYTHEON CO. ATTN H FLESCHER 528 BOSTON POST ROAD SUDBURY, MA 01776 ROCKMELL INTERNATIONAL CORP. ATTN TIC D/41-092 AJ01 SPACE DIVISION 12214 SOUTH LAKEHOOD BOULFVARD DOWNEY, CA 90241 SPERRY RAND CORP. ATTN P MARAFFIND SPERRY DIVISION MARCUS AVENUE GREAT NECK. NY 11020

RCA CORP.
ATTN G BRUCKER
GOVERNMENT SYSTEMS DIVISION
ASTRO ELECTRONICS
P O ROX 600. LOCUST CORNER
EAST WINDSOR TOWNSHIP
PRINCETON, NJ 08540

ROCKWELL INTERNATIONAL CORP. ATTN D STEVENS SPACE DIVISION 12214 SOUTH LAKEHOOD BOULEVARD DOWNEY? CA 90241

SPERRY RAND CORP. ATTN C CRAIG SPERRY DIVISION MARCUS AVENUE SREAT NECK, NY 11020

RCA CORP. ATTN OFFICE N103 DAVID SARNOFF RESEARCH CENTER P 0 80X 432 PRINCETBN. NJ 08540

ROCKHELL INTERNATIONAL CORP. ATTN TIC BAOB B15 LAPHAM STREET EL SEGUNDO. CA 90245 ROCKHELL INTERNATIONAL CORP. ATTN T YATES 815 LAPHAM STREET EL SEGUNDO, CA 90245

RCA CORP. ATTN L MINICH DAVID SARNORF RESEARCH CENTER P O ROX 432 PRINCETON, NJ 08540 SCIENCE APPLICATIONS. INC. ATTN L SCOTT P 0 BOX 2351 LA JOLLA. CA 92038 ROCKMELL INTERNATIONAL COPP. ATTN A LANGENFELD COLLING DIVISIONS 400 COLLINS ROAD NE CEDAR RAPIOS. IA 52406

RENSSELAER POLYTECHNIC INSTITUTE ATTN R GUTHANN (UNCLAS ONLY) P O ROX 965 TROY, Ny 12181

SCIENCE APPLICATIONS, INC. ATTN J BEYSTER P O BOX 2351 LA JOLLA, CA 92038 ROCKMELL INTERNATIONAL COPP. ATTN TIC 106-216 COLLINS DIVISIONS 400 COLLINS ROAD NE CEDAR RAPIDS. IA 52406

SANDERS ASSOCIATES, INC. ATTN M AITEL 95 CANAL STREET NASHUA: NH 03060 TELEDYNE BROWN ENGINEERING ATTN J MCSWAIN CUMMINGS RESEARCH PARK MUNTSVILLE, AL 35807 TRW DEFENSE & SPACE SYS GROUP ATTN F PAY SAN BERNARDINO OPERATIONS P O BOX 1310 SAN BERNARDINO, CA 92402

SANDERS ASSOCIATES, INC. ATTN L RRODEUR 95 CANAL STREET NASHUA, NH 03060 TETRA TECH. INC. ATTN T SIMPSON 1911 FORT MYER DRIVE ARLINGTON. VA 22209

TRM DEFENSE & SPACE SYS GROUP ATTN R KITTER SAN BERNARDINO OPERATIONS P O BOX 1310 SAN BERNARDINO, CA 92402

SANDIA LABORATORIES ATTN DOC CON FOR F COPPAGE P O BOX 5800 ALBUQUERQUE, NM 87115 TEXAS INSTRUMENTS, INC. ATTN D MANUS P O BOX 225474 DALLAS, TX 75265 TRH SYSTEMS AND ENERGY ATTN R MATHFHS P 0 BDX 368 CLEARFIELD, UT 84015

SANDIA LABORATORIES ATTN DOC CON FOR R GREGORY P O BOX 5800 ALBUQUERQUE, NM 87115 TRH DEFENSE & SPACE SYS GROUP ATTH R PLEBUCH ONE SPACE PARK REDONDO BEACH, CA 90278 VOUGHT COPP. ATTN R TOMMF P O BOX 225907 DALLAS: TX 75265

SANDIA LABORATORIES ATTN DOC CON FOR J HOOD P O BOX 5800 ALBUQUERQUE, NM 87115 TRW DEFENSE & SPACE SYS GROUP ATTN H HOLLOWAY ONE SPACE PARK REDONDO BEACH, CA 90278 VOUGHT CORP. ATTN LIBRARY P O BOX 225907 DALLAS: TX 75265

SPERRY RAND CORP. ATTN R VIOLA SPERRY DIVISION MARCUS AVENUE GREAT NECK. NY 11020 TRW DEFENSE & SPACE SYS GROUP ATTN TECHNICAL INFORMATION CENTER ONE SPACE PARK REDONDO BEACH, CA 90278 WESTINGHOUSE ELECTRIC CORP.
ATTN MS 3330
DEFENSE AND FLECTRONIC SYSTEMS CTR
P O SOX 1693
RALTIMORE-WASHINGTON INTL AIRPORT
RALTIMORE, MD 21203

SPERRY RAND CORP. ATTN D SCHOW SPERRY FLIGHT SYSTEMS P D BOX 21111 PHOENIX, AZ 85036 TRW DEFENSE & SPACE SYS GROUP ATTN A NAREVSKY ONE SPACE PARK REDONDO BEACH, CA 90278

SPIRE CORP. ATTN R LITTLE P O BOX O REDFORD, MA 01730 TRM DEFENSE & SPACE SYS GROUP ATTN D ADAMS ONE SPACE PARK REDONDO BEACH, CA 90278

SRI INTERNATIONAL ATTH P DOLAN 333 RAYENSHOOD AVENUE MENLO PARK, CA 94025 TRM DEFENSE & SPACE SYS GROUP ATTN VULNERABILITY & HARDNESS LABORS ONE SPACE PARK REDONDO BEACH, CA 90278

SUNDSTHAND CORP. ATTN RESEARCH DEPARTMENT 47% HARRISON AVENUE ROCKFORD. IL 61101 TRM DEFENSE & SPACE SYS GPOUP ATTN R HEBB ONE SPACE PARK REDONDO BEACH, CA 90278